mbed official
/
mbed
Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
TARGET_MAX32620HSP/max32620.h@125:2e9cc70d1897, 2016-08-31 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Aug 31 18:09:46 2016 +0100
- Revision:
- 125:2e9cc70d1897
Release 125 of the mbed library
Changes:
New target - KL27Z_IAR
New target - MAX32620HSP_ARM_STD
New target - MAX32620HSP_GCC_ARM
New target - MAX32620HSP_IAR
New target - NCS36510_ARM_STD
New target - NCS36510_GCC_ARM
New target - NCS36510_IAR
Added support for NSAPI_REUSEADDR to the lwip interface.
STM32F3 family : Add and enable asynchronous serial, plus tests.
STM32L4 family : Add and enable asynchronous serial, plus tests.
Fixing issue where GCC fails to report compile errors when non-verbose.
Add ethernet and IPV4 support for: NUCLEO_F207ZG, NUCLEO_F429ZI, NUCLEO_F767ZI, DISCO_F746NG.
RZ_A1H - Enable SPI1 on pins P6_4 to P6_7.
KL27Z : SPI driver bug fixes and Improvements, ARM linker file update.
STM32F4, STM32F7 families : Add entropy functions, documentation, code improvements, fix build issues.
HEXIWEAR: Update I2C pin mapping, Add support to create KDS projects.
LWIP - fix recv blocking send on accepted sockets.
SingletonPtr bugfixes.
Beetle: Implement sleep API.
uVisor: Update to v0.20.1-alpha, minor documentation update.
STM32F3 : fix RTOS IAR test, RTOS GCC_ARM test.
nrf5x : Introduce uart hardware flow control configuration.
K64F/K22F: Implement HAL lp_timer API.
Ticker: Move ticker initialisation to object creation time.
STM32F4 : remove printf from pwmout
NXP : Fix multiple definition errors in GCC_CR build, fix linker errors.
Add TOOLCHAIN_GCC_CR support.
STM32L1 family : Add and enable asynchronous serial, plus tests.
mbed-client : Fix Bootstrap and Connector functionality.
NUC472 : Fix Ethernet wrong INT status in RX_Action.
RTX_CM_lib.h : fix compiler warning.
NUCLEO : Use GCC small build for 64K flash STM32.
STM32F2 family : Add and enable asynchronous serial, plus tests.
uvisor : Move page heap after uVisor private data, update page allocator.
K64F: Revert to hardcoded stack pointer in RTX .
dns-query : Internal API change , documentation, Added support for multiple results and ipv6.
Add support for implementation-provided DNS servers.
Adopted netconn_gethostbyname in the lwip interface.
Restructured nsapi_dns.h to have clear separation between C/C++ .
Tool fixes.
Tests : New ones added and some updates to existing.
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| AnnaBridge | 125:2e9cc70d1897 | 1 | /******************************************************************************* |
| AnnaBridge | 125:2e9cc70d1897 | 2 | * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved. |
| AnnaBridge | 125:2e9cc70d1897 | 3 | * |
| AnnaBridge | 125:2e9cc70d1897 | 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
| AnnaBridge | 125:2e9cc70d1897 | 5 | * copy of this software and associated documentation files (the "Software"), |
| AnnaBridge | 125:2e9cc70d1897 | 6 | * to deal in the Software without restriction, including without limitation |
| AnnaBridge | 125:2e9cc70d1897 | 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| AnnaBridge | 125:2e9cc70d1897 | 8 | * and/or sell copies of the Software, and to permit persons to whom the |
| AnnaBridge | 125:2e9cc70d1897 | 9 | * Software is furnished to do so, subject to the following conditions: |
| AnnaBridge | 125:2e9cc70d1897 | 10 | * |
| AnnaBridge | 125:2e9cc70d1897 | 11 | * The above copyright notice and this permission notice shall be included |
| AnnaBridge | 125:2e9cc70d1897 | 12 | * in all copies or substantial portions of the Software. |
| AnnaBridge | 125:2e9cc70d1897 | 13 | * |
| AnnaBridge | 125:2e9cc70d1897 | 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS |
| AnnaBridge | 125:2e9cc70d1897 | 15 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF |
| AnnaBridge | 125:2e9cc70d1897 | 16 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. |
| AnnaBridge | 125:2e9cc70d1897 | 17 | * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES |
| AnnaBridge | 125:2e9cc70d1897 | 18 | * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| AnnaBridge | 125:2e9cc70d1897 | 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| AnnaBridge | 125:2e9cc70d1897 | 20 | * OTHER DEALINGS IN THE SOFTWARE. |
| AnnaBridge | 125:2e9cc70d1897 | 21 | * |
| AnnaBridge | 125:2e9cc70d1897 | 22 | * Except as contained in this notice, the name of Maxim Integrated |
| AnnaBridge | 125:2e9cc70d1897 | 23 | * Products, Inc. shall not be used except as stated in the Maxim Integrated |
| AnnaBridge | 125:2e9cc70d1897 | 24 | * Products, Inc. Branding Policy. |
| AnnaBridge | 125:2e9cc70d1897 | 25 | * |
| AnnaBridge | 125:2e9cc70d1897 | 26 | * The mere transfer of this software does not imply any licenses |
| AnnaBridge | 125:2e9cc70d1897 | 27 | * of trade secrets, proprietary technology, copyrights, patents, |
| AnnaBridge | 125:2e9cc70d1897 | 28 | * trademarks, maskwork rights, or any other form of intellectual |
| AnnaBridge | 125:2e9cc70d1897 | 29 | * property whatsoever. Maxim Integrated Products, Inc. retains all |
| AnnaBridge | 125:2e9cc70d1897 | 30 | * ownership rights. |
| AnnaBridge | 125:2e9cc70d1897 | 31 | ******************************************************************************* |
| AnnaBridge | 125:2e9cc70d1897 | 32 | */ |
| AnnaBridge | 125:2e9cc70d1897 | 33 | |
| AnnaBridge | 125:2e9cc70d1897 | 34 | #ifndef _MAX32620_H_ |
| AnnaBridge | 125:2e9cc70d1897 | 35 | #define _MAX32620_H_ |
| AnnaBridge | 125:2e9cc70d1897 | 36 | |
| AnnaBridge | 125:2e9cc70d1897 | 37 | #include <stdint.h> |
| AnnaBridge | 125:2e9cc70d1897 | 38 | |
| AnnaBridge | 125:2e9cc70d1897 | 39 | #ifndef FALSE |
| AnnaBridge | 125:2e9cc70d1897 | 40 | #define FALSE (0) |
| AnnaBridge | 125:2e9cc70d1897 | 41 | #endif |
| AnnaBridge | 125:2e9cc70d1897 | 42 | |
| AnnaBridge | 125:2e9cc70d1897 | 43 | #ifndef TRUE |
| AnnaBridge | 125:2e9cc70d1897 | 44 | #define TRUE (1) |
| AnnaBridge | 125:2e9cc70d1897 | 45 | #endif |
| AnnaBridge | 125:2e9cc70d1897 | 46 | |
| AnnaBridge | 125:2e9cc70d1897 | 47 | /* COMPILER SPECIFIC DEFINES (IAR, ARMCC and GNUC) */ |
| AnnaBridge | 125:2e9cc70d1897 | 48 | #if defined ( __GNUC__ ) |
| AnnaBridge | 125:2e9cc70d1897 | 49 | #define __weak __attribute__((weak)) |
| AnnaBridge | 125:2e9cc70d1897 | 50 | #endif /* __GNUC__ */ |
| AnnaBridge | 125:2e9cc70d1897 | 51 | |
| AnnaBridge | 125:2e9cc70d1897 | 52 | typedef enum { |
| AnnaBridge | 125:2e9cc70d1897 | 53 | NonMaskableInt_IRQn = -14, |
| AnnaBridge | 125:2e9cc70d1897 | 54 | HardFault_IRQn = -13, |
| AnnaBridge | 125:2e9cc70d1897 | 55 | MemoryManagement_IRQn = -12, |
| AnnaBridge | 125:2e9cc70d1897 | 56 | BusFault_IRQn = -11, |
| AnnaBridge | 125:2e9cc70d1897 | 57 | UsageFault_IRQn = -10, |
| AnnaBridge | 125:2e9cc70d1897 | 58 | SVCall_IRQn = -5, |
| AnnaBridge | 125:2e9cc70d1897 | 59 | DebugMonitor_IRQn = -4, |
| AnnaBridge | 125:2e9cc70d1897 | 60 | PendSV_IRQn = -2, |
| AnnaBridge | 125:2e9cc70d1897 | 61 | SysTick_IRQn = -1, |
| AnnaBridge | 125:2e9cc70d1897 | 62 | |
| AnnaBridge | 125:2e9cc70d1897 | 63 | /* Device-specific interrupt sources (external to ARM core) */ |
| AnnaBridge | 125:2e9cc70d1897 | 64 | /* table entry number */ |
| AnnaBridge | 125:2e9cc70d1897 | 65 | /* |||| */ |
| AnnaBridge | 125:2e9cc70d1897 | 66 | /* |||| table offset address */ |
| AnnaBridge | 125:2e9cc70d1897 | 67 | /* vvvv vvvvvv */ |
| AnnaBridge | 125:2e9cc70d1897 | 68 | |
| AnnaBridge | 125:2e9cc70d1897 | 69 | CLKMAN_IRQn = 0, /* 0x10 0x0040 CLKMAN */ |
| AnnaBridge | 125:2e9cc70d1897 | 70 | PWRMAN_IRQn, /* 0x11 0x0044 PWRMAN */ |
| AnnaBridge | 125:2e9cc70d1897 | 71 | FLC_IRQn, /* 0x12 0x0048 Flash Controller */ |
| AnnaBridge | 125:2e9cc70d1897 | 72 | RTC0_IRQn, /* 0x13 0x004C RTC Counter match with Compare 0 */ |
| AnnaBridge | 125:2e9cc70d1897 | 73 | RTC1_IRQn, /* 0x14 0x0050 RTC Counter match with Compare 1 */ |
| AnnaBridge | 125:2e9cc70d1897 | 74 | RTC2_IRQn, /* 0x15 0x0054 RTC Prescaler interval compare match */ |
| AnnaBridge | 125:2e9cc70d1897 | 75 | RTC3_IRQn, /* 0x16 0x0058 RTC Overflow */ |
| AnnaBridge | 125:2e9cc70d1897 | 76 | PMU_IRQn, /* 0x17 0x005C Peripheral Management Unit (PMU/DMA) */ |
| AnnaBridge | 125:2e9cc70d1897 | 77 | USB_IRQn, /* 0x18 0x0060 USB */ |
| AnnaBridge | 125:2e9cc70d1897 | 78 | AES_IRQn, /* 0x19 0x0064 AES */ |
| AnnaBridge | 125:2e9cc70d1897 | 79 | MAA_IRQn, /* 0x1A 0x0068 MAA */ |
| AnnaBridge | 125:2e9cc70d1897 | 80 | WDT0_IRQn, /* 0x1B 0x006C Watchdog 0 timeout */ |
| AnnaBridge | 125:2e9cc70d1897 | 81 | WDT0_P_IRQn, /* 0x1C 0x0070 Watchdog 0 pre-window (fed too early) */ |
| AnnaBridge | 125:2e9cc70d1897 | 82 | WDT1_IRQn, /* 0x1D 0x0074 Watchdog 1 timeout */ |
| AnnaBridge | 125:2e9cc70d1897 | 83 | WDT1_P_IRQn, /* 0x1E 0x0078 Watchdog 1 pre-window (fed too early) */ |
| AnnaBridge | 125:2e9cc70d1897 | 84 | GPIO_P0_IRQn, /* 0x1F 0x007C GPIO Port 0 */ |
| AnnaBridge | 125:2e9cc70d1897 | 85 | GPIO_P1_IRQn, /* 0x20 0x0080 GPIO Port 1 */ |
| AnnaBridge | 125:2e9cc70d1897 | 86 | GPIO_P2_IRQn, /* 0x21 0x0084 GPIO Port 2 */ |
| AnnaBridge | 125:2e9cc70d1897 | 87 | GPIO_P3_IRQn, /* 0x22 0x0088 GPIO Port 3 */ |
| AnnaBridge | 125:2e9cc70d1897 | 88 | GPIO_P4_IRQn, /* 0x23 0x008C GPIO Port 4 */ |
| AnnaBridge | 125:2e9cc70d1897 | 89 | GPIO_P5_IRQn, /* 0x24 0x0090 GPIO Port 5 */ |
| AnnaBridge | 125:2e9cc70d1897 | 90 | GPIO_P6_IRQn, /* 0x25 0x0094 GPIO Port 6 */ |
| AnnaBridge | 125:2e9cc70d1897 | 91 | TMR0_0_IRQn, /* 0x26 0x0098 Timer 0 (32-bit, 16-bit #0) */ |
| AnnaBridge | 125:2e9cc70d1897 | 92 | TMR0_1_IRQn, /* 0x27 0x009C Timer 0 (16-bit #1) */ |
| AnnaBridge | 125:2e9cc70d1897 | 93 | TMR1_0_IRQn, /* 0x28 0x00A0 Timer 1 (32-bit, 16-bit #0) */ |
| AnnaBridge | 125:2e9cc70d1897 | 94 | TMR1_1_IRQn, /* 0x29 0x00A4 Timer 1 (16-bit #1) */ |
| AnnaBridge | 125:2e9cc70d1897 | 95 | TMR2_0_IRQn, /* 0x2A 0x00A8 Timer 2 (32-bit, 16-bit #0) */ |
| AnnaBridge | 125:2e9cc70d1897 | 96 | TMR2_1_IRQn, /* 0x2B 0x00AC Timer 2 (16-bit #1) */ |
| AnnaBridge | 125:2e9cc70d1897 | 97 | TMR3_0_IRQn, /* 0x2C 0x00B0 Timer 3 (32-bit, 16-bit #0) */ |
| AnnaBridge | 125:2e9cc70d1897 | 98 | TMR3_1_IRQn, /* 0x2D 0x00B4 Timer 3 (16-bit #1) */ |
| AnnaBridge | 125:2e9cc70d1897 | 99 | TMR4_0_IRQn, /* 0x2E 0x00B8 Timer 4 (32-bit, 16-bit #0) */ |
| AnnaBridge | 125:2e9cc70d1897 | 100 | TMR4_1_IRQn, /* 0x2F 0x00BC Timer 4 (16-bit #1) */ |
| AnnaBridge | 125:2e9cc70d1897 | 101 | TMR5_0_IRQn, /* 0x30 0x00C0 Timer 5 (32-bit, 16-bit #0) */ |
| AnnaBridge | 125:2e9cc70d1897 | 102 | TMR5_1_IRQn, /* 0x31 0x00C4 Timer 5 (16-bit #1) */ |
| AnnaBridge | 125:2e9cc70d1897 | 103 | UART0_IRQn, /* 0x32 0x00C8 UART 0 */ |
| AnnaBridge | 125:2e9cc70d1897 | 104 | UART1_IRQn, /* 0x33 0x00CC UART 1 */ |
| AnnaBridge | 125:2e9cc70d1897 | 105 | UART2_IRQn, /* 0x34 0x00D0 UART 2 */ |
| AnnaBridge | 125:2e9cc70d1897 | 106 | UART3_IRQn, /* 0x35 0x00D4 UART 3 */ |
| AnnaBridge | 125:2e9cc70d1897 | 107 | PT_IRQn, /* 0x36 0x00D8 Pulse Trains */ |
| AnnaBridge | 125:2e9cc70d1897 | 108 | I2CM0_IRQn, /* 0x37 0x00DC I2C Master 0 */ |
| AnnaBridge | 125:2e9cc70d1897 | 109 | I2CM1_IRQn, /* 0x38 0x00E0 I2C Master 1 */ |
| AnnaBridge | 125:2e9cc70d1897 | 110 | I2CM2_IRQn, /* 0x39 0x00E4 I2C Master 2 */ |
| AnnaBridge | 125:2e9cc70d1897 | 111 | I2CS0_IRQn, /* 0x3A 0x00E8 I2C Slave */ |
| AnnaBridge | 125:2e9cc70d1897 | 112 | SPI0_IRQn, /* 0x3B 0x00EC SPI Master 0 */ |
| AnnaBridge | 125:2e9cc70d1897 | 113 | SPI1_IRQn, /* 0x3C 0x00F0 SPI Master 1 */ |
| AnnaBridge | 125:2e9cc70d1897 | 114 | SPI2_IRQn, /* 0x3D 0x00F4 SPI Master 2 */ |
| AnnaBridge | 125:2e9cc70d1897 | 115 | SPIB_IRQn, /* 0x3E 0x00F8 SPI Bridge */ |
| AnnaBridge | 125:2e9cc70d1897 | 116 | OWM_IRQn, /* 0x3F 0x00FC 1-Wire Master */ |
| AnnaBridge | 125:2e9cc70d1897 | 117 | AFE_IRQn, /* 0x40 0x0100 Analog Front End, ADC */ |
| AnnaBridge | 125:2e9cc70d1897 | 118 | MXC_IRQ_EXT_COUNT, |
| AnnaBridge | 125:2e9cc70d1897 | 119 | } IRQn_Type; |
| AnnaBridge | 125:2e9cc70d1897 | 120 | |
| AnnaBridge | 125:2e9cc70d1897 | 121 | #define MXC_IRQ_COUNT (MXC_IRQ_EXT_COUNT + 16) |
| AnnaBridge | 125:2e9cc70d1897 | 122 | |
| AnnaBridge | 125:2e9cc70d1897 | 123 | |
| AnnaBridge | 125:2e9cc70d1897 | 124 | /* ================================================================================ */ |
| AnnaBridge | 125:2e9cc70d1897 | 125 | /* ================ Processor and Core Peripheral Section ================ */ |
| AnnaBridge | 125:2e9cc70d1897 | 126 | /* ================================================================================ */ |
| AnnaBridge | 125:2e9cc70d1897 | 127 | |
| AnnaBridge | 125:2e9cc70d1897 | 128 | /* ---------------------- Configuration of the Cortex-M Processor and Core Peripherals ---------------------- */ |
| AnnaBridge | 125:2e9cc70d1897 | 129 | #define __CM4_REV 0x0100 /*!< Cortex-M4 Core Revision */ |
| AnnaBridge | 125:2e9cc70d1897 | 130 | #define __MPU_PRESENT 0 /*!< MPU present or not */ |
| AnnaBridge | 125:2e9cc70d1897 | 131 | #define __NVIC_PRIO_BITS 3 /*!< Number of Bits used for Priority Levels */ |
| AnnaBridge | 125:2e9cc70d1897 | 132 | #define __Vendor_SysTickConfig 1 /*!< Set to 1 if different SysTick Config is used */ |
| AnnaBridge | 125:2e9cc70d1897 | 133 | #define __FPU_PRESENT 1 /*!< FPU present or not */ |
| AnnaBridge | 125:2e9cc70d1897 | 134 | |
| AnnaBridge | 125:2e9cc70d1897 | 135 | #include <core_cm4.h> /*!< Cortex-M4 processor and core peripherals */ |
| AnnaBridge | 125:2e9cc70d1897 | 136 | #include "system_max32620.h" /*!< System Header */ |
| AnnaBridge | 125:2e9cc70d1897 | 137 | |
| AnnaBridge | 125:2e9cc70d1897 | 138 | |
| AnnaBridge | 125:2e9cc70d1897 | 139 | /* ================================================================================ */ |
| AnnaBridge | 125:2e9cc70d1897 | 140 | /* ================== Device Specific Memory Section ================== */ |
| AnnaBridge | 125:2e9cc70d1897 | 141 | /* ================================================================================ */ |
| AnnaBridge | 125:2e9cc70d1897 | 142 | |
| AnnaBridge | 125:2e9cc70d1897 | 143 | #define MXC_FLASH_MEM_BASE 0x00000000UL |
| AnnaBridge | 125:2e9cc70d1897 | 144 | #define MXC_FLASH_PAGE_SIZE 0x00002000UL |
| AnnaBridge | 125:2e9cc70d1897 | 145 | #define MXC_FLASH_MEM_SIZE 0x00100000UL |
| AnnaBridge | 125:2e9cc70d1897 | 146 | #define MXC_SYS_MEM_BASE 0x20000000UL |
| AnnaBridge | 125:2e9cc70d1897 | 147 | |
| AnnaBridge | 125:2e9cc70d1897 | 148 | |
| AnnaBridge | 125:2e9cc70d1897 | 149 | /* ================================================================================ */ |
| AnnaBridge | 125:2e9cc70d1897 | 150 | /* ================ Device Specific Peripheral Section ================ */ |
| AnnaBridge | 125:2e9cc70d1897 | 151 | /* ================================================================================ */ |
| AnnaBridge | 125:2e9cc70d1897 | 152 | |
| AnnaBridge | 125:2e9cc70d1897 | 153 | |
| AnnaBridge | 125:2e9cc70d1897 | 154 | /* |
| AnnaBridge | 125:2e9cc70d1897 | 155 | Base addresses and configuration settings for all MAX32620 peripheral modules. |
| AnnaBridge | 125:2e9cc70d1897 | 156 | */ |
| AnnaBridge | 125:2e9cc70d1897 | 157 | |
| AnnaBridge | 125:2e9cc70d1897 | 158 | |
| AnnaBridge | 125:2e9cc70d1897 | 159 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 160 | /* System Clock Manager */ |
| AnnaBridge | 125:2e9cc70d1897 | 161 | |
| AnnaBridge | 125:2e9cc70d1897 | 162 | #define MXC_BASE_CLKMAN ((uint32_t)0x40000400UL) |
| AnnaBridge | 125:2e9cc70d1897 | 163 | #define MXC_CLKMAN ((mxc_clkman_regs_t *)MXC_BASE_CLKMAN) |
| AnnaBridge | 125:2e9cc70d1897 | 164 | |
| AnnaBridge | 125:2e9cc70d1897 | 165 | |
| AnnaBridge | 125:2e9cc70d1897 | 166 | |
| AnnaBridge | 125:2e9cc70d1897 | 167 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 168 | /* System Power Manager */ |
| AnnaBridge | 125:2e9cc70d1897 | 169 | |
| AnnaBridge | 125:2e9cc70d1897 | 170 | #define MXC_BASE_PWRMAN ((uint32_t)0x40000800UL) |
| AnnaBridge | 125:2e9cc70d1897 | 171 | #define MXC_PWRMAN ((mxc_pwrman_regs_t *)MXC_BASE_PWRMAN) |
| AnnaBridge | 125:2e9cc70d1897 | 172 | |
| AnnaBridge | 125:2e9cc70d1897 | 173 | |
| AnnaBridge | 125:2e9cc70d1897 | 174 | |
| AnnaBridge | 125:2e9cc70d1897 | 175 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 176 | /* Real Time Clock */ |
| AnnaBridge | 125:2e9cc70d1897 | 177 | |
| AnnaBridge | 125:2e9cc70d1897 | 178 | #define MXC_BASE_RTCTMR ((uint32_t)0x40000A00UL) |
| AnnaBridge | 125:2e9cc70d1897 | 179 | #define MXC_RTCTMR ((mxc_rtctmr_regs_t *)MXC_BASE_RTCTMR) |
| AnnaBridge | 125:2e9cc70d1897 | 180 | #define MXC_BASE_RTCCFG ((uint32_t)0x40000A70UL) |
| AnnaBridge | 125:2e9cc70d1897 | 181 | #define MXC_RTCCFG ((mxc_rtccfg_regs_t *)MXC_BASE_RTCCFG) |
| AnnaBridge | 125:2e9cc70d1897 | 182 | |
| AnnaBridge | 125:2e9cc70d1897 | 183 | #define MXC_RTCTMR_GET_IRQ(i) (i == 0 ? RTC0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 184 | i == 1 ? RTC1_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 185 | i == 2 ? RTC2_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 186 | i == 3 ? RTC3_IRQn : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 187 | |
| AnnaBridge | 125:2e9cc70d1897 | 188 | |
| AnnaBridge | 125:2e9cc70d1897 | 189 | |
| AnnaBridge | 125:2e9cc70d1897 | 190 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 191 | /* Power Sequencer */ |
| AnnaBridge | 125:2e9cc70d1897 | 192 | |
| AnnaBridge | 125:2e9cc70d1897 | 193 | #define MXC_BASE_PWRSEQ ((uint32_t)0x40000A30UL) |
| AnnaBridge | 125:2e9cc70d1897 | 194 | #define MXC_PWRSEQ ((mxc_pwrseq_regs_t *)MXC_BASE_PWRSEQ) |
| AnnaBridge | 125:2e9cc70d1897 | 195 | |
| AnnaBridge | 125:2e9cc70d1897 | 196 | |
| AnnaBridge | 125:2e9cc70d1897 | 197 | |
| AnnaBridge | 125:2e9cc70d1897 | 198 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 199 | /* System I/O Manager */ |
| AnnaBridge | 125:2e9cc70d1897 | 200 | |
| AnnaBridge | 125:2e9cc70d1897 | 201 | #define MXC_BASE_IOMAN ((uint32_t)0x40000C00UL) |
| AnnaBridge | 125:2e9cc70d1897 | 202 | #define MXC_IOMAN ((mxc_ioman_regs_t *)MXC_BASE_IOMAN) |
| AnnaBridge | 125:2e9cc70d1897 | 203 | |
| AnnaBridge | 125:2e9cc70d1897 | 204 | |
| AnnaBridge | 125:2e9cc70d1897 | 205 | |
| AnnaBridge | 125:2e9cc70d1897 | 206 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 207 | /* Shadow Trim Registers */ |
| AnnaBridge | 125:2e9cc70d1897 | 208 | |
| AnnaBridge | 125:2e9cc70d1897 | 209 | #define MXC_BASE_TRIM ((uint32_t)0x40001000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 210 | #define MXC_TRIM ((mxc_trim_regs_t *)MXC_BASE_TRIM) |
| AnnaBridge | 125:2e9cc70d1897 | 211 | |
| AnnaBridge | 125:2e9cc70d1897 | 212 | |
| AnnaBridge | 125:2e9cc70d1897 | 213 | |
| AnnaBridge | 125:2e9cc70d1897 | 214 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 215 | /* Flash Controller */ |
| AnnaBridge | 125:2e9cc70d1897 | 216 | |
| AnnaBridge | 125:2e9cc70d1897 | 217 | #define MXC_BASE_FLC ((uint32_t)0x40002000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 218 | #define MXC_FLC ((mxc_flc_regs_t *)MXC_BASE_FLC) |
| AnnaBridge | 125:2e9cc70d1897 | 219 | |
| AnnaBridge | 125:2e9cc70d1897 | 220 | #define MXC_FLC_PAGE_SIZE_SHIFT (13) |
| AnnaBridge | 125:2e9cc70d1897 | 221 | #define MXC_FLC_PAGE_SIZE (1 << MXC_FLC_PAGE_SIZE_SHIFT) |
| AnnaBridge | 125:2e9cc70d1897 | 222 | #define MXC_FLC_PAGE_ERASE_MSK ((~(1 << (MXC_FLC_PAGE_SIZE_SHIFT - 1))) >> MXC_FLC_PAGE_SIZE_SHIFT) << MXC_FLC_PAGE_SIZE_SHIFT |
| AnnaBridge | 125:2e9cc70d1897 | 223 | |
| AnnaBridge | 125:2e9cc70d1897 | 224 | |
| AnnaBridge | 125:2e9cc70d1897 | 225 | |
| AnnaBridge | 125:2e9cc70d1897 | 226 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 227 | /* Instruction Cache */ |
| AnnaBridge | 125:2e9cc70d1897 | 228 | |
| AnnaBridge | 125:2e9cc70d1897 | 229 | #define MXC_BASE_ICC ((uint32_t)0x40003000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 230 | #define MXC_ICC ((mxc_icc_regs_t *)MXC_BASE_ICC) |
| AnnaBridge | 125:2e9cc70d1897 | 231 | |
| AnnaBridge | 125:2e9cc70d1897 | 232 | |
| AnnaBridge | 125:2e9cc70d1897 | 233 | |
| AnnaBridge | 125:2e9cc70d1897 | 234 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 235 | /* SPI XIP Interface */ |
| AnnaBridge | 125:2e9cc70d1897 | 236 | |
| AnnaBridge | 125:2e9cc70d1897 | 237 | #define MXC_BASE_SPIX ((uint32_t)0x40004000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 238 | #define MXC_SPIX ((mxc_spix_regs_t *)MXC_BASE_SPIX) |
| AnnaBridge | 125:2e9cc70d1897 | 239 | |
| AnnaBridge | 125:2e9cc70d1897 | 240 | |
| AnnaBridge | 125:2e9cc70d1897 | 241 | |
| AnnaBridge | 125:2e9cc70d1897 | 242 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 243 | /* Peripheral Management Unit */ |
| AnnaBridge | 125:2e9cc70d1897 | 244 | |
| AnnaBridge | 125:2e9cc70d1897 | 245 | #define MXC_CFG_PMU_CHANNELS (6) |
| AnnaBridge | 125:2e9cc70d1897 | 246 | |
| AnnaBridge | 125:2e9cc70d1897 | 247 | #define MXC_BASE_PMU0 ((uint32_t)0x40005000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 248 | #define MXC_PMU0 ((mxc_pmu_regs_t *)MXC_BASE_PMU0) |
| AnnaBridge | 125:2e9cc70d1897 | 249 | #define MXC_BASE_PMU1 ((uint32_t)0x40005020UL) |
| AnnaBridge | 125:2e9cc70d1897 | 250 | #define MXC_PMU1 ((mxc_pmu_regs_t *)MXC_BASE_PMU1) |
| AnnaBridge | 125:2e9cc70d1897 | 251 | #define MXC_BASE_PMU2 ((uint32_t)0x40005040UL) |
| AnnaBridge | 125:2e9cc70d1897 | 252 | #define MXC_PMU2 ((mxc_pmu_regs_t *)MXC_BASE_PMU2) |
| AnnaBridge | 125:2e9cc70d1897 | 253 | #define MXC_BASE_PMU3 ((uint32_t)0x40005060UL) |
| AnnaBridge | 125:2e9cc70d1897 | 254 | #define MXC_PMU3 ((mxc_pmu_regs_t *)MXC_BASE_PMU3) |
| AnnaBridge | 125:2e9cc70d1897 | 255 | #define MXC_BASE_PMU4 ((uint32_t)0x40005080UL) |
| AnnaBridge | 125:2e9cc70d1897 | 256 | #define MXC_PMU4 ((mxc_pmu_regs_t *)MXC_BASE_PMU4) |
| AnnaBridge | 125:2e9cc70d1897 | 257 | #define MXC_BASE_PMU5 ((uint32_t)0x400050A0UL) |
| AnnaBridge | 125:2e9cc70d1897 | 258 | #define MXC_PMU5 ((mxc_pmu_regs_t *)MXC_BASE_PMU5) |
| AnnaBridge | 125:2e9cc70d1897 | 259 | |
| AnnaBridge | 125:2e9cc70d1897 | 260 | #define MXC_PMU_GET_BASE(i) ((i) == 0 ? MXC_BASE_PMU0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 261 | (i) == 1 ? MXC_BASE_PMU1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 262 | (i) == 2 ? MXC_BASE_PMU2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 263 | (i) == 3 ? MXC_BASE_PMU3 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 264 | (i) == 4 ? MXC_BASE_PMU4 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 265 | (i) == 5 ? MXC_BASE_PMU5 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 266 | |
| AnnaBridge | 125:2e9cc70d1897 | 267 | #define MXC_PMU_GET_PMU(i) ((i) == 0 ? MXC_PMU0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 268 | (i) == 1 ? MXC_PMU1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 269 | (i) == 2 ? MXC_PMU2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 270 | (i) == 3 ? MXC_PMU3 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 271 | (i) == 4 ? MXC_PMU4 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 272 | (i) == 5 ? MXC_PMU5 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 273 | |
| AnnaBridge | 125:2e9cc70d1897 | 274 | #define MXC_PMU_GET_IDX(p) ((p) == MXC_PMU0 ? 0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 275 | (p) == MXC_PMU1 ? 1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 276 | (p) == MXC_PMU2 ? 2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 277 | (p) == MXC_PMU3 ? 3 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 278 | (p) == MXC_PMU4 ? 4 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 279 | (p) == MXC_PMU5 ? 5 : -1) |
| AnnaBridge | 125:2e9cc70d1897 | 280 | |
| AnnaBridge | 125:2e9cc70d1897 | 281 | |
| AnnaBridge | 125:2e9cc70d1897 | 282 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 283 | |
| AnnaBridge | 125:2e9cc70d1897 | 284 | |
| AnnaBridge | 125:2e9cc70d1897 | 285 | |
| AnnaBridge | 125:2e9cc70d1897 | 286 | |
| AnnaBridge | 125:2e9cc70d1897 | 287 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 288 | /* USB Device Controller */ |
| AnnaBridge | 125:2e9cc70d1897 | 289 | |
| AnnaBridge | 125:2e9cc70d1897 | 290 | #define MXC_BASE_USB ((uint32_t)0x40100000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 291 | #define MXC_USB ((mxc_usb_regs_t *)MXC_BASE_USB) |
| AnnaBridge | 125:2e9cc70d1897 | 292 | |
| AnnaBridge | 125:2e9cc70d1897 | 293 | #define MXC_USB_MAX_PACKET (64) |
| AnnaBridge | 125:2e9cc70d1897 | 294 | #define MXC_USB_NUM_EP (8) |
| AnnaBridge | 125:2e9cc70d1897 | 295 | |
| AnnaBridge | 125:2e9cc70d1897 | 296 | |
| AnnaBridge | 125:2e9cc70d1897 | 297 | |
| AnnaBridge | 125:2e9cc70d1897 | 298 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 299 | /* CRC-16/CRC-32 Engine */ |
| AnnaBridge | 125:2e9cc70d1897 | 300 | |
| AnnaBridge | 125:2e9cc70d1897 | 301 | #define MXC_BASE_CRC ((uint32_t)0x40006000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 302 | #define MXC_CRC ((mxc_crc_regs_t *)MXC_BASE_CRC) |
| AnnaBridge | 125:2e9cc70d1897 | 303 | #define MXC_BASE_CRC_DATA ((uint32_t)0x40101000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 304 | #define MXC_CRC_DATA ((mxc_crc_data_regs_t *)MXC_BASE_CRC_DATA) |
| AnnaBridge | 125:2e9cc70d1897 | 305 | |
| AnnaBridge | 125:2e9cc70d1897 | 306 | |
| AnnaBridge | 125:2e9cc70d1897 | 307 | |
| AnnaBridge | 125:2e9cc70d1897 | 308 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 309 | /* Trust Protection Unit (TPU) */ |
| AnnaBridge | 125:2e9cc70d1897 | 310 | |
| AnnaBridge | 125:2e9cc70d1897 | 311 | #define MXC_BASE_TPU ((uint32_t)0x40007000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 312 | #define MXC_TPU ((mxc_tpu_regs_t *)MXC_BASE_TPU) |
| AnnaBridge | 125:2e9cc70d1897 | 313 | #define MXC_BASE_TPU_TSR ((uint32_t)0x40007C00UL) |
| AnnaBridge | 125:2e9cc70d1897 | 314 | #define MXC_TPU_TSR ((mxc_tpu_tsr_regs_t *)MXC_BASE_TPU_TSR) |
| AnnaBridge | 125:2e9cc70d1897 | 315 | |
| AnnaBridge | 125:2e9cc70d1897 | 316 | |
| AnnaBridge | 125:2e9cc70d1897 | 317 | |
| AnnaBridge | 125:2e9cc70d1897 | 318 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 319 | /* AES Cryptographic Engine */ |
| AnnaBridge | 125:2e9cc70d1897 | 320 | |
| AnnaBridge | 125:2e9cc70d1897 | 321 | #define MXC_BASE_AES ((uint32_t)0x40007400UL) |
| AnnaBridge | 125:2e9cc70d1897 | 322 | #define MXC_AES ((mxc_aes_regs_t *)MXC_BASE_AES) |
| AnnaBridge | 125:2e9cc70d1897 | 323 | #define MXC_BASE_AES_MEM ((uint32_t)0x40102000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 324 | #define MXC_AES_MEM ((mxc_aes_mem_regs_t *)MXC_BASE_AES_MEM) |
| AnnaBridge | 125:2e9cc70d1897 | 325 | |
| AnnaBridge | 125:2e9cc70d1897 | 326 | |
| AnnaBridge | 125:2e9cc70d1897 | 327 | |
| AnnaBridge | 125:2e9cc70d1897 | 328 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 329 | /* MAA Cryptographic Engine */ |
| AnnaBridge | 125:2e9cc70d1897 | 330 | |
| AnnaBridge | 125:2e9cc70d1897 | 331 | #define MXC_BASE_MAA ((uint32_t)0x40007800UL) |
| AnnaBridge | 125:2e9cc70d1897 | 332 | #define MXC_MAA ((mxc_maa_regs_t *)MXC_BASE_MAA) |
| AnnaBridge | 125:2e9cc70d1897 | 333 | #define MXC_BASE_MAA_MEM ((uint32_t)0x40102800UL) |
| AnnaBridge | 125:2e9cc70d1897 | 334 | #define MXC_MAA_MEM ((mxc_maa_mem_regs_t *)MXC_BASE_MAA_MEM) |
| AnnaBridge | 125:2e9cc70d1897 | 335 | |
| AnnaBridge | 125:2e9cc70d1897 | 336 | |
| AnnaBridge | 125:2e9cc70d1897 | 337 | |
| AnnaBridge | 125:2e9cc70d1897 | 338 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 339 | /* Watchdog Timers */ |
| AnnaBridge | 125:2e9cc70d1897 | 340 | |
| AnnaBridge | 125:2e9cc70d1897 | 341 | #define MXC_CFG_WDT_INSTANCES (2) |
| AnnaBridge | 125:2e9cc70d1897 | 342 | |
| AnnaBridge | 125:2e9cc70d1897 | 343 | #define MXC_BASE_WDT0 ((uint32_t)0x40008000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 344 | #define MXC_WDT0 ((mxc_wdt_regs_t *)MXC_BASE_WDT0) |
| AnnaBridge | 125:2e9cc70d1897 | 345 | #define MXC_BASE_WDT1 ((uint32_t)0x40009000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 346 | #define MXC_WDT1 ((mxc_wdt_regs_t *)MXC_BASE_WDT1) |
| AnnaBridge | 125:2e9cc70d1897 | 347 | |
| AnnaBridge | 125:2e9cc70d1897 | 348 | #define MXC_WDT_GET_IRQ(i) ((i) == 0 ? WDT0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 349 | (i) == 1 ? WDT1_IRQn : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 350 | |
| AnnaBridge | 125:2e9cc70d1897 | 351 | #define MXC_WDT_GET_IRQ_P(i) ((i) == 0 ? WDT0_P_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 352 | (i) == 1 ? WDT1_P_IRQn : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 353 | |
| AnnaBridge | 125:2e9cc70d1897 | 354 | #define MXC_WDT_GET_BASE(i) ((i) == 0 ? MXC_BASE_WDT0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 355 | (i) == 1 ? MXC_BASE_WDT1 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 356 | |
| AnnaBridge | 125:2e9cc70d1897 | 357 | #define MXC_WDT_GET_WDT(i) ((i) == 0 ? MXC_WDT0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 358 | (i) == 1 ? MXC_WDT1 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 359 | |
| AnnaBridge | 125:2e9cc70d1897 | 360 | #define MXC_WDT_GET_IDX(i) ((i) == MXC_WDT0 ? 0: (i) == MXC_WDT1 ? 1: -1) |
| AnnaBridge | 125:2e9cc70d1897 | 361 | |
| AnnaBridge | 125:2e9cc70d1897 | 362 | |
| AnnaBridge | 125:2e9cc70d1897 | 363 | |
| AnnaBridge | 125:2e9cc70d1897 | 364 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 365 | /* General Purpose I/O Ports (GPIO) */ |
| AnnaBridge | 125:2e9cc70d1897 | 366 | |
| AnnaBridge | 125:2e9cc70d1897 | 367 | #define MXC_GPIO_NUM_PORTS (7) |
| AnnaBridge | 125:2e9cc70d1897 | 368 | #define MXC_GPIO_MAX_PINS_PER_PORT (8) |
| AnnaBridge | 125:2e9cc70d1897 | 369 | |
| AnnaBridge | 125:2e9cc70d1897 | 370 | #define MXC_BASE_GPIO ((uint32_t)0x4000A000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 371 | #define MXC_GPIO ((mxc_gpio_regs_t *)MXC_BASE_GPIO) |
| AnnaBridge | 125:2e9cc70d1897 | 372 | |
| AnnaBridge | 125:2e9cc70d1897 | 373 | #define MXC_GPIO_GET_IRQ(i) ((i) == 0 ? GPIO_P0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 374 | (i) == 1 ? GPIO_P1_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 375 | (i) == 2 ? GPIO_P2_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 376 | (i) == 3 ? GPIO_P3_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 377 | (i) == 4 ? GPIO_P4_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 378 | (i) == 5 ? GPIO_P5_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 379 | (i) == 6 ? GPIO_P6_IRQn : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 380 | |
| AnnaBridge | 125:2e9cc70d1897 | 381 | |
| AnnaBridge | 125:2e9cc70d1897 | 382 | |
| AnnaBridge | 125:2e9cc70d1897 | 383 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 384 | /* 16/32 bit Timer/Counters */ |
| AnnaBridge | 125:2e9cc70d1897 | 385 | |
| AnnaBridge | 125:2e9cc70d1897 | 386 | #define MXC_CFG_TMR_INSTANCES (6) |
| AnnaBridge | 125:2e9cc70d1897 | 387 | |
| AnnaBridge | 125:2e9cc70d1897 | 388 | #define MXC_BASE_TMR0 ((uint32_t)0x4000B000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 389 | #define MXC_TMR0 ((mxc_tmr_regs_t *)MXC_BASE_TMR0) |
| AnnaBridge | 125:2e9cc70d1897 | 390 | #define MXC_BASE_TMR1 ((uint32_t)0x4000C000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 391 | #define MXC_TMR1 ((mxc_tmr_regs_t *)MXC_BASE_TMR1) |
| AnnaBridge | 125:2e9cc70d1897 | 392 | #define MXC_BASE_TMR2 ((uint32_t)0x4000D000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 393 | #define MXC_TMR2 ((mxc_tmr_regs_t *)MXC_BASE_TMR2) |
| AnnaBridge | 125:2e9cc70d1897 | 394 | #define MXC_BASE_TMR3 ((uint32_t)0x4000E000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 395 | #define MXC_TMR3 ((mxc_tmr_regs_t *)MXC_BASE_TMR3) |
| AnnaBridge | 125:2e9cc70d1897 | 396 | #define MXC_BASE_TMR4 ((uint32_t)0x4000F000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 397 | #define MXC_TMR4 ((mxc_tmr_regs_t *)MXC_BASE_TMR4) |
| AnnaBridge | 125:2e9cc70d1897 | 398 | #define MXC_BASE_TMR5 ((uint32_t)0x40010000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 399 | #define MXC_TMR5 ((mxc_tmr_regs_t *)MXC_BASE_TMR5) |
| AnnaBridge | 125:2e9cc70d1897 | 400 | |
| AnnaBridge | 125:2e9cc70d1897 | 401 | #define MXC_TMR_GET_IRQ_32(i) ((i) == 0 ? TMR0_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 402 | (i) == 1 ? TMR1_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 403 | (i) == 2 ? TMR2_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 404 | (i) == 3 ? TMR3_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 405 | (i) == 4 ? TMR4_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 406 | (i) == 5 ? TMR5_0_IRQn : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 407 | |
| AnnaBridge | 125:2e9cc70d1897 | 408 | #define MXC_TMR_GET_IRQ_16(i) ((i) == 0 ? TMR0_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 409 | (i) == 1 ? TMR1_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 410 | (i) == 2 ? TMR2_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 411 | (i) == 3 ? TMR3_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 412 | (i) == 4 ? TMR4_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 413 | (i) == 5 ? TMR5_0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 414 | (i) == 6 ? TMR0_1_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 415 | (i) == 7 ? TMR1_1_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 416 | (i) == 8 ? TMR2_1_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 417 | (i) == 9 ? TMR3_1_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 418 | (i) == 10 ? TMR4_1_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 419 | (i) == 11 ? TMR5_1_IRQn : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 420 | |
| AnnaBridge | 125:2e9cc70d1897 | 421 | #define MXC_TMR_GET_BASE(i) ((i) == 0 ? MXC_BASE_TMR0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 422 | (i) == 1 ? MXC_BASE_TMR1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 423 | (i) == 2 ? MXC_BASE_TMR2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 424 | (i) == 3 ? MXC_BASE_TMR3 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 425 | (i) == 4 ? MXC_BASE_TMR4 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 426 | (i) == 5 ? MXC_BASE_TMR5 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 427 | |
| AnnaBridge | 125:2e9cc70d1897 | 428 | #define MXC_TMR_GET_TMR(i) ((i) == 0 ? MXC_TMR0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 429 | (i) == 1 ? MXC_TMR1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 430 | (i) == 2 ? MXC_TMR2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 431 | (i) == 3 ? MXC_TMR3 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 432 | (i) == 4 ? MXC_TMR4 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 433 | (i) == 5 ? MXC_TMR5 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 434 | |
| AnnaBridge | 125:2e9cc70d1897 | 435 | #define MXC_TMR_GET_IDX(p) ((p) == MXC_TMR0 ? 0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 436 | (p) == MXC_TMR1 ? 1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 437 | (p) == MXC_TMR2 ? 2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 438 | (p) == MXC_TMR3 ? 3 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 439 | (p) == MXC_TMR4 ? 4 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 440 | (p) == MXC_TMR5 ? 5 : -1) |
| AnnaBridge | 125:2e9cc70d1897 | 441 | |
| AnnaBridge | 125:2e9cc70d1897 | 442 | |
| AnnaBridge | 125:2e9cc70d1897 | 443 | |
| AnnaBridge | 125:2e9cc70d1897 | 444 | |
| AnnaBridge | 125:2e9cc70d1897 | 445 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 446 | /* Pulse Train Generation */ |
| AnnaBridge | 125:2e9cc70d1897 | 447 | |
| AnnaBridge | 125:2e9cc70d1897 | 448 | #define MXC_CFG_PT_INSTANCES (16) |
| AnnaBridge | 125:2e9cc70d1897 | 449 | |
| AnnaBridge | 125:2e9cc70d1897 | 450 | #define MXC_BASE_PTG ((uint32_t)0x40011000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 451 | #define MXC_PTG ((mxc_ptg_regs_t *)MXC_BASE_PTG) |
| AnnaBridge | 125:2e9cc70d1897 | 452 | #define MXC_BASE_PT0 ((uint32_t)0x40011010UL) |
| AnnaBridge | 125:2e9cc70d1897 | 453 | #define MXC_PT0 ((mxc_pt_regs_t *)MXC_BASE_PT0) |
| AnnaBridge | 125:2e9cc70d1897 | 454 | #define MXC_BASE_PT1 ((uint32_t)0x4001101CUL) |
| AnnaBridge | 125:2e9cc70d1897 | 455 | #define MXC_PT1 ((mxc_pt_regs_t *)MXC_BASE_PT1) |
| AnnaBridge | 125:2e9cc70d1897 | 456 | #define MXC_BASE_PT2 ((uint32_t)0x40011028UL) |
| AnnaBridge | 125:2e9cc70d1897 | 457 | #define MXC_PT2 ((mxc_pt_regs_t *)MXC_BASE_PT2) |
| AnnaBridge | 125:2e9cc70d1897 | 458 | #define MXC_BASE_PT3 ((uint32_t)0x40011034UL) |
| AnnaBridge | 125:2e9cc70d1897 | 459 | #define MXC_PT3 ((mxc_pt_regs_t *)MXC_BASE_PT3) |
| AnnaBridge | 125:2e9cc70d1897 | 460 | #define MXC_BASE_PT4 ((uint32_t)0x40011040UL) |
| AnnaBridge | 125:2e9cc70d1897 | 461 | #define MXC_PT4 ((mxc_pt_regs_t *)MXC_BASE_PT4) |
| AnnaBridge | 125:2e9cc70d1897 | 462 | #define MXC_BASE_PT5 ((uint32_t)0x4001104CUL) |
| AnnaBridge | 125:2e9cc70d1897 | 463 | #define MXC_PT5 ((mxc_pt_regs_t *)MXC_BASE_PT5) |
| AnnaBridge | 125:2e9cc70d1897 | 464 | #define MXC_BASE_PT6 ((uint32_t)0x40011058UL) |
| AnnaBridge | 125:2e9cc70d1897 | 465 | #define MXC_PT6 ((mxc_pt_regs_t *)MXC_BASE_PT6) |
| AnnaBridge | 125:2e9cc70d1897 | 466 | #define MXC_BASE_PT7 ((uint32_t)0x40011064UL) |
| AnnaBridge | 125:2e9cc70d1897 | 467 | #define MXC_PT7 ((mxc_pt_regs_t *)MXC_BASE_PT7) |
| AnnaBridge | 125:2e9cc70d1897 | 468 | #define MXC_BASE_PT8 ((uint32_t)0x40011070UL) |
| AnnaBridge | 125:2e9cc70d1897 | 469 | #define MXC_PT8 ((mxc_pt_regs_t *)MXC_BASE_PT8) |
| AnnaBridge | 125:2e9cc70d1897 | 470 | #define MXC_BASE_PT9 ((uint32_t)0x4001107CUL) |
| AnnaBridge | 125:2e9cc70d1897 | 471 | #define MXC_PT9 ((mxc_pt_regs_t *)MXC_BASE_PT9) |
| AnnaBridge | 125:2e9cc70d1897 | 472 | #define MXC_BASE_PT10 ((uint32_t)0x40011088UL) |
| AnnaBridge | 125:2e9cc70d1897 | 473 | #define MXC_PT10 ((mxc_pt_regs_t *)MXC_BASE_PT10) |
| AnnaBridge | 125:2e9cc70d1897 | 474 | #define MXC_BASE_PT11 ((uint32_t)0x40011094UL) |
| AnnaBridge | 125:2e9cc70d1897 | 475 | #define MXC_PT11 ((mxc_pt_regs_t *)MXC_BASE_PT11) |
| AnnaBridge | 125:2e9cc70d1897 | 476 | #define MXC_BASE_PT12 ((uint32_t)0x400110A0UL) |
| AnnaBridge | 125:2e9cc70d1897 | 477 | #define MXC_PT12 ((mxc_pt_regs_t *)MXC_BASE_PT12) |
| AnnaBridge | 125:2e9cc70d1897 | 478 | #define MXC_BASE_PT13 ((uint32_t)0x400110ACUL) |
| AnnaBridge | 125:2e9cc70d1897 | 479 | #define MXC_PT13 ((mxc_pt_regs_t *)MXC_BASE_PT13) |
| AnnaBridge | 125:2e9cc70d1897 | 480 | #define MXC_BASE_PT14 ((uint32_t)0x400110B8UL) |
| AnnaBridge | 125:2e9cc70d1897 | 481 | #define MXC_PT14 ((mxc_pt_regs_t *)MXC_BASE_PT14) |
| AnnaBridge | 125:2e9cc70d1897 | 482 | #define MXC_BASE_PT15 ((uint32_t)0x400110C4UL) |
| AnnaBridge | 125:2e9cc70d1897 | 483 | #define MXC_PT15 ((mxc_pt_regs_t *)MXC_BASE_PT15) |
| AnnaBridge | 125:2e9cc70d1897 | 484 | |
| AnnaBridge | 125:2e9cc70d1897 | 485 | #define MXC_PT_GET_BASE(i) ((i) == 0 ? MXC_BASE_PT0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 486 | (i) == 1 ? MXC_BASE_PT1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 487 | (i) == 2 ? MXC_BASE_PT2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 488 | (i) == 3 ? MXC_BASE_PT3 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 489 | (i) == 4 ? MXC_BASE_PT4 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 490 | (i) == 5 ? MXC_BASE_PT5 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 491 | (i) == 6 ? MXC_BASE_PT6 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 492 | (i) == 7 ? MXC_BASE_PT7 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 493 | (i) == 8 ? MXC_BASE_PT8 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 494 | (i) == 9 ? MXC_BASE_PT9 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 495 | (i) == 10 ? MXC_BASE_PT10 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 496 | (i) == 11 ? MXC_BASE_PT11 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 497 | (i) == 12 ? MXC_BASE_PT12 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 498 | (i) == 13 ? MXC_BASE_PT13 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 499 | (i) == 14 ? MXC_BASE_PT14 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 500 | (i) == 15 ? MXC_BASE_PT15 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 501 | |
| AnnaBridge | 125:2e9cc70d1897 | 502 | #define MXC_PT_GET_PT(i) ((i) == 0 ? MXC_PT0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 503 | (i) == 1 ? MXC_PT1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 504 | (i) == 2 ? MXC_PT2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 505 | (i) == 3 ? MXC_PT3 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 506 | (i) == 4 ? MXC_PT4 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 507 | (i) == 5 ? MXC_PT5 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 508 | (i) == 6 ? MXC_PT6 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 509 | (i) == 7 ? MXC_PT7 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 510 | (i) == 8 ? MXC_PT8 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 511 | (i) == 9 ? MXC_PT9 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 512 | (i) == 10 ? MXC_PT10 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 513 | (i) == 11 ? MXC_PT11 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 514 | (i) == 12 ? MXC_PT12 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 515 | (i) == 13 ? MXC_PT13 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 516 | (i) == 14 ? MXC_PT14 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 517 | (i) == 15 ? MXC_PT15 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 518 | |
| AnnaBridge | 125:2e9cc70d1897 | 519 | #define MXC_PT_GET_IDX(p) ((p) == MXC_PT0 ? 0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 520 | (p) == MXC_PT1 ? 1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 521 | (p) == MXC_PT2 ? 2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 522 | (p) == MXC_PT3 ? 3 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 523 | (p) == MXC_PT4 ? 4 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 524 | (p) == MXC_PT5 ? 5 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 525 | (p) == MXC_PT6 ? 6 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 526 | (p) == MXC_PT7 ? 7 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 527 | (p) == MXC_PT8 ? 8 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 528 | (p) == MXC_PT9 ? 9 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 529 | (p) == MXC_PT10 ? 10 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 530 | (p) == MXC_PT11 ? 11 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 531 | (p) == MXC_PT12 ? 12 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 532 | (p) == MXC_PT13 ? 13 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 533 | (p) == MXC_PT14 ? 14 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 534 | (p) == MXC_PT15 ? 15 : -1) |
| AnnaBridge | 125:2e9cc70d1897 | 535 | |
| AnnaBridge | 125:2e9cc70d1897 | 536 | |
| AnnaBridge | 125:2e9cc70d1897 | 537 | |
| AnnaBridge | 125:2e9cc70d1897 | 538 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 539 | /* UART / Serial Port Interface */ |
| AnnaBridge | 125:2e9cc70d1897 | 540 | |
| AnnaBridge | 125:2e9cc70d1897 | 541 | #define MXC_CFG_UART_INSTANCES (4) |
| AnnaBridge | 125:2e9cc70d1897 | 542 | #define MXC_UART_FIFO_DEPTH (32) |
| AnnaBridge | 125:2e9cc70d1897 | 543 | |
| AnnaBridge | 125:2e9cc70d1897 | 544 | #define MXC_BASE_UART0 ((uint32_t)0x40012000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 545 | #define MXC_UART0 ((mxc_uart_regs_t *)MXC_BASE_UART0) |
| AnnaBridge | 125:2e9cc70d1897 | 546 | #define MXC_BASE_UART1 ((uint32_t)0x40013000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 547 | #define MXC_UART1 ((mxc_uart_regs_t *)MXC_BASE_UART1) |
| AnnaBridge | 125:2e9cc70d1897 | 548 | #define MXC_BASE_UART2 ((uint32_t)0x40014000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 549 | #define MXC_UART2 ((mxc_uart_regs_t *)MXC_BASE_UART2) |
| AnnaBridge | 125:2e9cc70d1897 | 550 | #define MXC_BASE_UART3 ((uint32_t)0x40015000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 551 | #define MXC_UART3 ((mxc_uart_regs_t *)MXC_BASE_UART3) |
| AnnaBridge | 125:2e9cc70d1897 | 552 | #define MXC_BASE_UART0_FIFO ((uint32_t)0x40103000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 553 | #define MXC_UART0_FIFO ((mxc_uart_fifo_regs_t *)MXC_BASE_UART0_FIFO) |
| AnnaBridge | 125:2e9cc70d1897 | 554 | #define MXC_BASE_UART1_FIFO ((uint32_t)0x40104000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 555 | #define MXC_UART1_FIFO ((mxc_uart_fifo_regs_t *)MXC_BASE_UART1_FIFO) |
| AnnaBridge | 125:2e9cc70d1897 | 556 | #define MXC_BASE_UART2_FIFO ((uint32_t)0x40105000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 557 | #define MXC_UART2_FIFO ((mxc_uart_fifo_regs_t *)MXC_BASE_UART2_FIFO) |
| AnnaBridge | 125:2e9cc70d1897 | 558 | #define MXC_BASE_UART3_FIFO ((uint32_t)0x40106000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 559 | #define MXC_UART3_FIFO ((mxc_uart_fifo_regs_t *)MXC_BASE_UART3_FIFO) |
| AnnaBridge | 125:2e9cc70d1897 | 560 | |
| AnnaBridge | 125:2e9cc70d1897 | 561 | #define MXC_UART_GET_IRQ(i) ((i) == 0 ? UART0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 562 | (i) == 1 ? UART1_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 563 | (i) == 2 ? UART2_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 564 | (i) == 3 ? UART3_IRQn : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 565 | |
| AnnaBridge | 125:2e9cc70d1897 | 566 | #define MXC_UART_GET_BASE(i) ((i) == 0 ? MXC_BASE_UART0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 567 | (i) == 1 ? MXC_BASE_UART1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 568 | (i) == 2 ? MXC_BASE_UART2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 569 | (i) == 3 ? MXC_BASE_UART3 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 570 | |
| AnnaBridge | 125:2e9cc70d1897 | 571 | #define MXC_UART_GET_UART(i) ((i) == 0 ? MXC_UART0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 572 | (i) == 1 ? MXC_UART1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 573 | (i) == 2 ? MXC_UART2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 574 | (i) == 3 ? MXC_UART3 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 575 | |
| AnnaBridge | 125:2e9cc70d1897 | 576 | #define MXC_UART_GET_IDX(p) ((p) == MXC_UART0 ? 0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 577 | (p) == MXC_UART1 ? 1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 578 | (p) == MXC_UART2 ? 2 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 579 | (p) == MXC_UART3 ? 3 : -1) |
| AnnaBridge | 125:2e9cc70d1897 | 580 | |
| AnnaBridge | 125:2e9cc70d1897 | 581 | #define MXC_UART_GET_BASE_FIFO(i) ((i) == 0 ? MXC_BASE_UART0_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 582 | (i) == 1 ? MXC_BASE_UART1_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 583 | (i) == 2 ? MXC_BASE_UART2_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 584 | (i) == 3 ? MXC_BASE_UART3_FIFO : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 585 | |
| AnnaBridge | 125:2e9cc70d1897 | 586 | #define MXC_UART_GET_FIFO(i) ((i) == 0 ? MXC_UART0_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 587 | (i) == 1 ? MXC_UART1_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 588 | (i) == 2 ? MXC_UART2_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 589 | (i) == 3 ? MXC_UART3_FIFO : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 590 | |
| AnnaBridge | 125:2e9cc70d1897 | 591 | |
| AnnaBridge | 125:2e9cc70d1897 | 592 | |
| AnnaBridge | 125:2e9cc70d1897 | 593 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 594 | /* I2C Master Interface */ |
| AnnaBridge | 125:2e9cc70d1897 | 595 | |
| AnnaBridge | 125:2e9cc70d1897 | 596 | #define MXC_CFG_I2CM_INSTANCES (3) |
| AnnaBridge | 125:2e9cc70d1897 | 597 | #define MXC_I2CM_FIFO_DEPTH (8) |
| AnnaBridge | 125:2e9cc70d1897 | 598 | |
| AnnaBridge | 125:2e9cc70d1897 | 599 | #define MXC_BASE_I2CM0 ((uint32_t)0x40016000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 600 | #define MXC_I2CM0 ((mxc_i2cm_regs_t *)MXC_BASE_I2CM0) |
| AnnaBridge | 125:2e9cc70d1897 | 601 | #define MXC_BASE_I2CM1 ((uint32_t)0x40017000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 602 | #define MXC_I2CM1 ((mxc_i2cm_regs_t *)MXC_BASE_I2CM1) |
| AnnaBridge | 125:2e9cc70d1897 | 603 | #define MXC_BASE_I2CM2 ((uint32_t)0x40018000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 604 | #define MXC_I2CM2 ((mxc_i2cm_regs_t *)MXC_BASE_I2CM2) |
| AnnaBridge | 125:2e9cc70d1897 | 605 | #define MXC_BASE_I2CM0_FIFO ((uint32_t)0x40107000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 606 | #define MXC_I2CM0_FIFO ((mxc_i2cm_fifo_regs_t *)MXC_BASE_I2CM0_FIFO) |
| AnnaBridge | 125:2e9cc70d1897 | 607 | #define MXC_BASE_I2CM1_FIFO ((uint32_t)0x40108000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 608 | #define MXC_I2CM1_FIFO ((mxc_i2cm_fifo_regs_t *)MXC_BASE_I2CM1_FIFO) |
| AnnaBridge | 125:2e9cc70d1897 | 609 | #define MXC_BASE_I2CM2_FIFO ((uint32_t)0x40109000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 610 | #define MXC_I2CM2_FIFO ((mxc_i2cm_fifo_regs_t *)MXC_BASE_I2CM2_FIFO) |
| AnnaBridge | 125:2e9cc70d1897 | 611 | |
| AnnaBridge | 125:2e9cc70d1897 | 612 | #define MXC_I2CM_GET_IRQ(i) ((i) == 0 ? I2CM0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 613 | (i) == 1 ? I2CM1_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 614 | (i) == 2 ? I2CM2_IRQn : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 615 | |
| AnnaBridge | 125:2e9cc70d1897 | 616 | #define MXC_I2CM_GET_BASE(i) ((i) == 0 ? MXC_BASE_I2CM0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 617 | (i) == 1 ? MXC_BASE_I2CM1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 618 | (i) == 2 ? MXC_BASE_I2CM2 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 619 | |
| AnnaBridge | 125:2e9cc70d1897 | 620 | #define MXC_I2CM_GET_I2CM(i) ((i) == 0 ? MXC_I2CM0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 621 | (i) == 1 ? MXC_I2CM1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 622 | (i) == 2 ? MXC_I2CM2 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 623 | |
| AnnaBridge | 125:2e9cc70d1897 | 624 | #define MXC_I2CM_GET_IDX(p) ((p) == MXC_I2CM0 ? 0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 625 | (p) == MXC_I2CM1 ? 1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 626 | (p) == MXC_I2CM2 ? 2 : -1) |
| AnnaBridge | 125:2e9cc70d1897 | 627 | |
| AnnaBridge | 125:2e9cc70d1897 | 628 | #define MXC_I2CM_GET_BASE_FIFO(i) ((i) == 0 ? MXC_BASE_I2CM0_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 629 | (i) == 1 ? MXC_BASE_I2CM1_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 630 | (i) == 2 ? MXC_BASE_I2CM2_FIFO : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 631 | |
| AnnaBridge | 125:2e9cc70d1897 | 632 | #define MXC_I2CM_GET_FIFO(i) ((i) == 0 ? MXC_I2CM0_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 633 | (i) == 1 ? MXC_I2CM1_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 634 | (i) == 2 ? MXC_I2CM2_FIFO : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 635 | |
| AnnaBridge | 125:2e9cc70d1897 | 636 | |
| AnnaBridge | 125:2e9cc70d1897 | 637 | |
| AnnaBridge | 125:2e9cc70d1897 | 638 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 639 | /* I2C Slave Interface (Mailbox type) */ |
| AnnaBridge | 125:2e9cc70d1897 | 640 | |
| AnnaBridge | 125:2e9cc70d1897 | 641 | #define MXC_BASE_I2CS ((uint32_t)0x40019000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 642 | #define MXC_I2CS ((mxc_i2cs_regs_t *)MXC_BASE_I2CS) |
| AnnaBridge | 125:2e9cc70d1897 | 643 | |
| AnnaBridge | 125:2e9cc70d1897 | 644 | |
| AnnaBridge | 125:2e9cc70d1897 | 645 | |
| AnnaBridge | 125:2e9cc70d1897 | 646 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 647 | /* SPI Master Interface */ |
| AnnaBridge | 125:2e9cc70d1897 | 648 | |
| AnnaBridge | 125:2e9cc70d1897 | 649 | #define MXC_CFG_SPI_INSTANCES (3) |
| AnnaBridge | 125:2e9cc70d1897 | 650 | #define MXC_CFG_SPI_FIFO_DEPTH (16) |
| AnnaBridge | 125:2e9cc70d1897 | 651 | |
| AnnaBridge | 125:2e9cc70d1897 | 652 | #define MXC_BASE_SPI0 ((uint32_t)0x4001A000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 653 | #define MXC_SPI0 ((mxc_spi_regs_t *)MXC_BASE_SPI0) |
| AnnaBridge | 125:2e9cc70d1897 | 654 | #define MXC_BASE_SPI1 ((uint32_t)0x4001B000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 655 | #define MXC_SPI1 ((mxc_spi_regs_t *)MXC_BASE_SPI1) |
| AnnaBridge | 125:2e9cc70d1897 | 656 | #define MXC_BASE_SPI2 ((uint32_t)0x4001C000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 657 | #define MXC_SPI2 ((mxc_spi_regs_t *)MXC_BASE_SPI2) |
| AnnaBridge | 125:2e9cc70d1897 | 658 | #define MXC_BASE_SPI0_FIFO ((uint32_t)0x4010A000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 659 | #define MXC_SPI0_FIFO ((mxc_spi_fifo_regs_t *)MXC_BASE_SPI0_FIFO) |
| AnnaBridge | 125:2e9cc70d1897 | 660 | #define MXC_BASE_SPI1_FIFO ((uint32_t)0x4010B000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 661 | #define MXC_SPI1_FIFO ((mxc_spi_fifo_regs_t *)MXC_BASE_SPI1_FIFO) |
| AnnaBridge | 125:2e9cc70d1897 | 662 | #define MXC_BASE_SPI2_FIFO ((uint32_t)0x4010C000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 663 | #define MXC_SPI2_FIFO ((mxc_spi_fifo_regs_t *)MXC_BASE_SPI2_FIFO) |
| AnnaBridge | 125:2e9cc70d1897 | 664 | |
| AnnaBridge | 125:2e9cc70d1897 | 665 | #define MXC_SPI_GET_IRQ(i) ((i) == 0 ? SPI0_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 666 | (i) == 1 ? SPI1_IRQn : \ |
| AnnaBridge | 125:2e9cc70d1897 | 667 | (i) == 2 ? SPI2_IRQn : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 668 | |
| AnnaBridge | 125:2e9cc70d1897 | 669 | #define MXC_SPI_GET_BASE(i) ((i) == 0 ? MXC_BASE_SPI0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 670 | (i) == 1 ? MXC_BASE_SPI1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 671 | (i) == 2 ? MXC_BASE_SPI2 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 672 | |
| AnnaBridge | 125:2e9cc70d1897 | 673 | #define MXC_SPI_GET_SPI(i) ((i) == 0 ? MXC_SPI0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 674 | (i) == 1 ? MXC_SPI1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 675 | (i) == 2 ? MXC_SPI2 : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 676 | |
| AnnaBridge | 125:2e9cc70d1897 | 677 | #define MXC_SPI_GET_IDX(p) ((p) == MXC_SPI0 ? 0 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 678 | (p) == MXC_SPI1 ? 1 : \ |
| AnnaBridge | 125:2e9cc70d1897 | 679 | (p) == MXC_SPI2 ? 2 : -1) |
| AnnaBridge | 125:2e9cc70d1897 | 680 | |
| AnnaBridge | 125:2e9cc70d1897 | 681 | #define MXC_SPI_GET_BASE_FIFO(i) ((i) == 0 ? MXC_BASE_SPI0_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 682 | (i) == 1 ? MXC_BASE_SPI1_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 683 | (i) == 2 ? MXC_BASE_SPI2_FIFO : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 684 | |
| AnnaBridge | 125:2e9cc70d1897 | 685 | #define MXC_SPI_GET_SPI_FIFO(i) ((i) == 0 ? MXC_SPI0_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 686 | (i) == 1 ? MXC_SPI1_FIFO : \ |
| AnnaBridge | 125:2e9cc70d1897 | 687 | (i) == 2 ? MXC_SPI2_FIFO : 0) |
| AnnaBridge | 125:2e9cc70d1897 | 688 | |
| AnnaBridge | 125:2e9cc70d1897 | 689 | |
| AnnaBridge | 125:2e9cc70d1897 | 690 | |
| AnnaBridge | 125:2e9cc70d1897 | 691 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 692 | /* 1-Wire Master Interface */ |
| AnnaBridge | 125:2e9cc70d1897 | 693 | |
| AnnaBridge | 125:2e9cc70d1897 | 694 | #define MXC_BASE_OWM ((uint32_t)0x4001E000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 695 | #define MXC_OWM ((mxc_owm_regs_t *)MXC_BASE_OWM) |
| AnnaBridge | 125:2e9cc70d1897 | 696 | |
| AnnaBridge | 125:2e9cc70d1897 | 697 | |
| AnnaBridge | 125:2e9cc70d1897 | 698 | |
| AnnaBridge | 125:2e9cc70d1897 | 699 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 700 | /* ADC / AFE */ |
| AnnaBridge | 125:2e9cc70d1897 | 701 | |
| AnnaBridge | 125:2e9cc70d1897 | 702 | #define MXC_CFG_ADC_FIFO_DEPTH (32) |
| AnnaBridge | 125:2e9cc70d1897 | 703 | |
| AnnaBridge | 125:2e9cc70d1897 | 704 | #define MXC_BASE_ADC ((uint32_t)0x4001F000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 705 | #define MXC_ADC ((mxc_adc_regs_t *)MXC_BASE_ADC) |
| AnnaBridge | 125:2e9cc70d1897 | 706 | |
| AnnaBridge | 125:2e9cc70d1897 | 707 | |
| AnnaBridge | 125:2e9cc70d1897 | 708 | |
| AnnaBridge | 125:2e9cc70d1897 | 709 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 710 | /* SPIB AHB-to-SPI Bridge */ |
| AnnaBridge | 125:2e9cc70d1897 | 711 | |
| AnnaBridge | 125:2e9cc70d1897 | 712 | #define MXC_BASE_SPIB ((uint32_t)0x4000D000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 713 | #define MXC_SPIB ((mxc_spib_regs_t *)MXC_BASE_SPIB) |
| AnnaBridge | 125:2e9cc70d1897 | 714 | |
| AnnaBridge | 125:2e9cc70d1897 | 715 | |
| AnnaBridge | 125:2e9cc70d1897 | 716 | |
| AnnaBridge | 125:2e9cc70d1897 | 717 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 718 | /* Bit Shifting */ |
| AnnaBridge | 125:2e9cc70d1897 | 719 | |
| AnnaBridge | 125:2e9cc70d1897 | 720 | #define MXC_F_BIT_0 (1 << 0) |
| AnnaBridge | 125:2e9cc70d1897 | 721 | #define MXC_F_BIT_1 (1 << 1) |
| AnnaBridge | 125:2e9cc70d1897 | 722 | #define MXC_F_BIT_2 (1 << 2) |
| AnnaBridge | 125:2e9cc70d1897 | 723 | #define MXC_F_BIT_3 (1 << 3) |
| AnnaBridge | 125:2e9cc70d1897 | 724 | #define MXC_F_BIT_4 (1 << 4) |
| AnnaBridge | 125:2e9cc70d1897 | 725 | #define MXC_F_BIT_5 (1 << 5) |
| AnnaBridge | 125:2e9cc70d1897 | 726 | #define MXC_F_BIT_6 (1 << 6) |
| AnnaBridge | 125:2e9cc70d1897 | 727 | #define MXC_F_BIT_7 (1 << 7) |
| AnnaBridge | 125:2e9cc70d1897 | 728 | #define MXC_F_BIT_8 (1 << 8) |
| AnnaBridge | 125:2e9cc70d1897 | 729 | #define MXC_F_BIT_9 (1 << 9) |
| AnnaBridge | 125:2e9cc70d1897 | 730 | #define MXC_F_BIT_10 (1 << 10) |
| AnnaBridge | 125:2e9cc70d1897 | 731 | #define MXC_F_BIT_11 (1 << 11) |
| AnnaBridge | 125:2e9cc70d1897 | 732 | #define MXC_F_BIT_12 (1 << 12) |
| AnnaBridge | 125:2e9cc70d1897 | 733 | #define MXC_F_BIT_13 (1 << 13) |
| AnnaBridge | 125:2e9cc70d1897 | 734 | #define MXC_F_BIT_14 (1 << 14) |
| AnnaBridge | 125:2e9cc70d1897 | 735 | #define MXC_F_BIT_15 (1 << 15) |
| AnnaBridge | 125:2e9cc70d1897 | 736 | #define MXC_F_BIT_16 (1 << 16) |
| AnnaBridge | 125:2e9cc70d1897 | 737 | #define MXC_F_BIT_17 (1 << 17) |
| AnnaBridge | 125:2e9cc70d1897 | 738 | #define MXC_F_BIT_18 (1 << 18) |
| AnnaBridge | 125:2e9cc70d1897 | 739 | #define MXC_F_BIT_19 (1 << 19) |
| AnnaBridge | 125:2e9cc70d1897 | 740 | #define MXC_F_BIT_20 (1 << 20) |
| AnnaBridge | 125:2e9cc70d1897 | 741 | #define MXC_F_BIT_21 (1 << 21) |
| AnnaBridge | 125:2e9cc70d1897 | 742 | #define MXC_F_BIT_22 (1 << 22) |
| AnnaBridge | 125:2e9cc70d1897 | 743 | #define MXC_F_BIT_23 (1 << 23) |
| AnnaBridge | 125:2e9cc70d1897 | 744 | #define MXC_F_BIT_24 (1 << 24) |
| AnnaBridge | 125:2e9cc70d1897 | 745 | #define MXC_F_BIT_25 (1 << 25) |
| AnnaBridge | 125:2e9cc70d1897 | 746 | #define MXC_F_BIT_26 (1 << 26) |
| AnnaBridge | 125:2e9cc70d1897 | 747 | #define MXC_F_BIT_27 (1 << 27) |
| AnnaBridge | 125:2e9cc70d1897 | 748 | #define MXC_F_BIT_28 (1 << 28) |
| AnnaBridge | 125:2e9cc70d1897 | 749 | #define MXC_F_BIT_29 (1 << 29) |
| AnnaBridge | 125:2e9cc70d1897 | 750 | #define MXC_F_BIT_30 (1 << 30) |
| AnnaBridge | 125:2e9cc70d1897 | 751 | #define MXC_F_BIT_31 (1 << 31) |
| AnnaBridge | 125:2e9cc70d1897 | 752 | |
| AnnaBridge | 125:2e9cc70d1897 | 753 | |
| AnnaBridge | 125:2e9cc70d1897 | 754 | /*******************************************************************************/ |
| AnnaBridge | 125:2e9cc70d1897 | 755 | |
| AnnaBridge | 125:2e9cc70d1897 | 756 | #define BITBAND(reg, bit) ((0xf0000000 & (uint32_t)(reg)) + 0x2000000 + (((uint32_t)(reg) & 0x0fffffff) << 5) + ((bit) << 2)) |
| AnnaBridge | 125:2e9cc70d1897 | 757 | #define MXC_CLRBIT(reg, bit) (*(volatile uint32_t *)BITBAND(reg, bit) = 0) |
| AnnaBridge | 125:2e9cc70d1897 | 758 | #define MXC_SETBIT(reg, bit) (*(volatile uint32_t *)BITBAND(reg, bit) = 1) |
| AnnaBridge | 125:2e9cc70d1897 | 759 | #define MXC_GETBIT(reg, bit) (*(volatile uint32_t *)BITBAND(reg, bit)) |
| AnnaBridge | 125:2e9cc70d1897 | 760 | |
| AnnaBridge | 125:2e9cc70d1897 | 761 | #define MXC_SET_FIELD(reg, clr, set) (*(volatile uint32_t *)reg = ((*(volatile uint32_t *)reg & ~clr) | set)) |
| AnnaBridge | 125:2e9cc70d1897 | 762 | |
| AnnaBridge | 125:2e9cc70d1897 | 763 | |
| AnnaBridge | 125:2e9cc70d1897 | 764 | |
| AnnaBridge | 125:2e9cc70d1897 | 765 | #endif /* _MAX32620_H_ */ |
| AnnaBridge | 125:2e9cc70d1897 | 766 |
