mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_KW24D/TOOLCHAIN_ARM_STD/MKW24D512xxx5.sct@152:235179ab3f27, 2017-10-02 (annotated)

Committer:
AnnaBridge
Date:
Mon Oct 02 15:20:36 2017 +0100
Revision:
152:235179ab3f27
Parent:
141:794e51388b66 
Release 152 of the mbed library.

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 128:9bcdf88f62b0 1 #! armcc -E
<> 128:9bcdf88f62b0 2 /*
<> 128:9bcdf88f62b0 3 ** ###################################################################
<> 128:9bcdf88f62b0 4 ** Processor: MKW24D512VHA5
<> 128:9bcdf88f62b0 5 ** Compiler: Keil ARM C/C++ Compiler
<> 128:9bcdf88f62b0 6 ** Reference manual: MKW2xDRM Rev.2 July 2014
<> 128:9bcdf88f62b0 7 ** Version: rev. 2.0, 2014-11-26
<> 128:9bcdf88f62b0 8 ** Build: b160512
<> 128:9bcdf88f62b0 9 **
<> 128:9bcdf88f62b0 10 ** Abstract:
<> 128:9bcdf88f62b0 11 ** Linker file for the Keil ARM C/C++ Compiler
<> 128:9bcdf88f62b0 12 **
<> 128:9bcdf88f62b0 13 ** Copyright (c) 2016 Freescale Semiconductor, Inc.
<> 128:9bcdf88f62b0 14 ** All rights reserved.
<> 128:9bcdf88f62b0 15 **
<> 128:9bcdf88f62b0 16 ** Redistribution and use in source and binary forms, with or without modification,
<> 128:9bcdf88f62b0 17 ** are permitted provided that the following conditions are met:
<> 128:9bcdf88f62b0 18 **
<> 128:9bcdf88f62b0 19 ** o Redistributions of source code must retain the above copyright notice, this list
<> 128:9bcdf88f62b0 20 ** of conditions and the following disclaimer.
<> 128:9bcdf88f62b0 21 **
<> 128:9bcdf88f62b0 22 ** o Redistributions in binary form must reproduce the above copyright notice, this
<> 128:9bcdf88f62b0 23 ** list of conditions and the following disclaimer in the documentation and/or
<> 128:9bcdf88f62b0 24 ** other materials provided with the distribution.
<> 128:9bcdf88f62b0 25 **
<> 128:9bcdf88f62b0 26 ** o Neither the name of Freescale Semiconductor, Inc. nor the names of its
<> 128:9bcdf88f62b0 27 ** contributors may be used to endorse or promote products derived from this
<> 128:9bcdf88f62b0 28 ** software without specific prior written permission.
<> 128:9bcdf88f62b0 29 **
<> 128:9bcdf88f62b0 30 ** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
<> 128:9bcdf88f62b0 31 ** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
<> 128:9bcdf88f62b0 32 ** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
<> 128:9bcdf88f62b0 33 ** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
<> 128:9bcdf88f62b0 34 ** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
<> 128:9bcdf88f62b0 35 ** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
<> 128:9bcdf88f62b0 36 ** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
<> 128:9bcdf88f62b0 37 ** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
<> 128:9bcdf88f62b0 38 ** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
<> 128:9bcdf88f62b0 39 ** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
<> 128:9bcdf88f62b0 40 **
<> 128:9bcdf88f62b0 41 ** http: www.freescale.com
<> 128:9bcdf88f62b0 42 ** mail: support@freescale.com
<> 128:9bcdf88f62b0 43 **
<> 128:9bcdf88f62b0 44 ** ###################################################################
<> 128:9bcdf88f62b0 45 */
<> 128:9bcdf88f62b0 46 #define __ram_vector_table__ 1
<> 128:9bcdf88f62b0 47
<> 128:9bcdf88f62b0 48 #if (defined(__ram_vector_table__))
<> 128:9bcdf88f62b0 49 #define __ram_vector_table_size__ 0x00000400
<> 128:9bcdf88f62b0 50 #else
<> 128:9bcdf88f62b0 51 #define __ram_vector_table_size__ 0x00000000
<> 128:9bcdf88f62b0 52 #endif
<> 128:9bcdf88f62b0 53
AnnaBridge 152:235179ab3f27 54 #if !defined(MBED_APP_START)
AnnaBridge 152:235179ab3f27 55 #define MBED_APP_START 0
AnnaBridge 152:235179ab3f27 56 #endif
AnnaBridge 152:235179ab3f27 57
AnnaBridge 152:235179ab3f27 58 #if !defined(MBED_APP_SIZE)
AnnaBridge 152:235179ab3f27 59 #define MBED_APP_SIZE 0x80000
AnnaBridge 152:235179ab3f27 60 #endif
AnnaBridge 152:235179ab3f27 61
AnnaBridge 152:235179ab3f27 62 #define m_interrupts_start MBED_APP_START
<> 128:9bcdf88f62b0 63 #define m_interrupts_size 0x00000400
<> 128:9bcdf88f62b0 64
AnnaBridge 152:235179ab3f27 65 #define m_flash_config_start MBED_APP_START + 0x400
<> 128:9bcdf88f62b0 66 #define m_flash_config_size 0x00000010
<> 128:9bcdf88f62b0 67
AnnaBridge 152:235179ab3f27 68 #define m_text_start MBED_APP_START + 0x410
AnnaBridge 152:235179ab3f27 69 #define m_text_size MBED_APP_SIZE - 0x410
<> 128:9bcdf88f62b0 70
<> 128:9bcdf88f62b0 71 #define m_interrupts_ram_start 0x1FFF8000
<> 128:9bcdf88f62b0 72 #define m_interrupts_ram_size __ram_vector_table_size__
<> 128:9bcdf88f62b0 73
<> 128:9bcdf88f62b0 74 #define m_data_start (m_interrupts_ram_start + m_interrupts_ram_size)
<> 128:9bcdf88f62b0 75 #define m_data_size (0x00008000 - m_interrupts_ram_size)
<> 128:9bcdf88f62b0 76
<> 128:9bcdf88f62b0 77 #define m_data_2_start 0x20000000
<> 128:9bcdf88f62b0 78 #define m_data_2_size 0x00008000
<> 128:9bcdf88f62b0 79
<> 128:9bcdf88f62b0 80 /* Sizes */
<> 128:9bcdf88f62b0 81 #if (defined(__stack_size__))
<> 128:9bcdf88f62b0 82 #define Stack_Size __stack_size__
<> 128:9bcdf88f62b0 83 #else
<> 128:9bcdf88f62b0 84 #define Stack_Size 0x0400
<> 128:9bcdf88f62b0 85 #endif
<> 128:9bcdf88f62b0 86
<> 128:9bcdf88f62b0 87 #if (defined(__heap_size__))
<> 128:9bcdf88f62b0 88 #define Heap_Size __heap_size__
<> 128:9bcdf88f62b0 89 #else
<> 128:9bcdf88f62b0 90 #define Heap_Size 0x0400
<> 128:9bcdf88f62b0 91 #endif
<> 128:9bcdf88f62b0 92
<> 128:9bcdf88f62b0 93 LR_m_text m_interrupts_start m_text_start+m_text_size-m_interrupts_start { ; load region size_region
<> 128:9bcdf88f62b0 94 VECTOR_ROM m_interrupts_start m_interrupts_size { ; load address = execution address
<> 128:9bcdf88f62b0 95 * (RESET,+FIRST)
<> 128:9bcdf88f62b0 96 }
<> 128:9bcdf88f62b0 97 ER_m_flash_config m_flash_config_start FIXED m_flash_config_size { ; load address = execution address
<> 128:9bcdf88f62b0 98 * (FlashConfig)
<> 128:9bcdf88f62b0 99 }
<> 128:9bcdf88f62b0 100 ER_m_text m_text_start m_text_size { ; load address = execution address
<> 128:9bcdf88f62b0 101 * (InRoot$$Sections)
<> 128:9bcdf88f62b0 102 .ANY (+RO)
<> 128:9bcdf88f62b0 103 }
<> 128:9bcdf88f62b0 104
<> 128:9bcdf88f62b0 105 #if (defined(__ram_vector_table__))
<> 128:9bcdf88f62b0 106 VECTOR_RAM m_interrupts_ram_start EMPTY m_interrupts_ram_size {
<> 128:9bcdf88f62b0 107 }
<> 128:9bcdf88f62b0 108 #else
<> 128:9bcdf88f62b0 109 VECTOR_RAM m_interrupts_start EMPTY 0 {
<> 128:9bcdf88f62b0 110 }
<> 128:9bcdf88f62b0 111 #endif
<> 128:9bcdf88f62b0 112 RW_m_data m_data_start m_data_size { ; RW data
<> 128:9bcdf88f62b0 113 .ANY (+RW +ZI)
<> 128:9bcdf88f62b0 114 }
<> 128:9bcdf88f62b0 115 RW_m_data_2 m_data_2_start m_data_2_size-Stack_Size-Heap_Size { ; RW data
<> 128:9bcdf88f62b0 116 .ANY (+RW +ZI)
<> 128:9bcdf88f62b0 117 }
<> 128:9bcdf88f62b0 118 RW_IRAM1 ImageLimit(RW_m_data_2) { ; Heap region growing up
<> 128:9bcdf88f62b0 119 }
<> 128:9bcdf88f62b0 120 }
<> 128:9bcdf88f62b0 121