mbed official / mbed-dev

mbed library sources. Supersedes mbed-src.

Dependents:   Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more

targets/TARGET_STM/TARGET_STM32F4/device/stm32f4xx_hal_rtc_ex.c@167:e84263d55307, 2017-06-21 (annotated)

Committer:
AnnaBridge
Date:
Wed Jun 21 17:46:44 2017 +0100
Revision:
167:e84263d55307
Parent:
149:156823d33999
Child:
182:a56a73fd2a6f
This updates the lib to the mbed lib v 145

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 144:ef7eb2e8f9f7 1 /**
<> 144:ef7eb2e8f9f7 2 ******************************************************************************
<> 144:ef7eb2e8f9f7 3 * @file stm32f4xx_hal_rtc_ex.c
<> 144:ef7eb2e8f9f7 4 * @author MCD Application Team
AnnaBridge 167:e84263d55307 5 * @version V1.7.1
AnnaBridge 167:e84263d55307 6 * @date 14-April-2017
<> 144:ef7eb2e8f9f7 7 * @brief RTC HAL module driver.
<> 144:ef7eb2e8f9f7 8 * This file provides firmware functions to manage the following
<> 144:ef7eb2e8f9f7 9 * functionalities of the Real Time Clock (RTC) Extension peripheral:
<> 144:ef7eb2e8f9f7 10 * + RTC Time Stamp functions
<> 144:ef7eb2e8f9f7 11 * + RTC Tamper functions
<> 144:ef7eb2e8f9f7 12 * + RTC Wake-up functions
<> 144:ef7eb2e8f9f7 13 * + Extension Control functions
<> 144:ef7eb2e8f9f7 14 * + Extension RTC features functions
<> 144:ef7eb2e8f9f7 15 *
<> 144:ef7eb2e8f9f7 16 @verbatim
<> 144:ef7eb2e8f9f7 17 ==============================================================================
<> 144:ef7eb2e8f9f7 18 ##### How to use this driver #####
<> 144:ef7eb2e8f9f7 19 ==============================================================================
<> 144:ef7eb2e8f9f7 20 [..]
<> 144:ef7eb2e8f9f7 21 (+) Enable the RTC domain access.
<> 144:ef7eb2e8f9f7 22 (+) Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour
<> 144:ef7eb2e8f9f7 23 format using the HAL_RTC_Init() function.
<> 144:ef7eb2e8f9f7 24
<> 144:ef7eb2e8f9f7 25 *** RTC Wake-up configuration ***
<> 144:ef7eb2e8f9f7 26 ================================
<> 144:ef7eb2e8f9f7 27 [..]
<> 144:ef7eb2e8f9f7 28 (+) To configure the RTC Wake-up Clock source and Counter use the HAL_RTC_SetWakeUpTimer()
<> 144:ef7eb2e8f9f7 29 function. You can also configure the RTC Wake-up timer in interrupt mode
<> 144:ef7eb2e8f9f7 30 using the HAL_RTC_SetWakeUpTimer_IT() function.
<> 144:ef7eb2e8f9f7 31 (+) To read the RTC Wake-up Counter register, use the HAL_RTC_GetWakeUpTimer()
<> 144:ef7eb2e8f9f7 32 function.
<> 144:ef7eb2e8f9f7 33
<> 144:ef7eb2e8f9f7 34 *** TimeStamp configuration ***
<> 144:ef7eb2e8f9f7 35 ===============================
<> 144:ef7eb2e8f9f7 36 [..]
<> 144:ef7eb2e8f9f7 37 (+) Configure the RTC_AFx trigger and enable the RTC TimeStamp using the
<> 144:ef7eb2e8f9f7 38 HAL_RTC_SetTimeStamp() function. You can also configure the RTC TimeStamp with
<> 144:ef7eb2e8f9f7 39 interrupt mode using the HAL_RTC_SetTimeStamp_IT() function.
<> 144:ef7eb2e8f9f7 40 (+) To read the RTC TimeStamp Time and Date register, use the HAL_RTC_GetTimeStamp()
<> 144:ef7eb2e8f9f7 41 function.
<> 144:ef7eb2e8f9f7 42 (+) The TIMESTAMP alternate function can be mapped either to RTC_AF1 (PC13)
<> 144:ef7eb2e8f9f7 43 or RTC_AF2 (PI8 or PA0 only for STM32F446xx devices) depending on the value of TSINSEL bit in
<> 144:ef7eb2e8f9f7 44 RTC_TAFCR register. The corresponding pin is also selected by HAL_RTC_SetTimeStamp()
<> 144:ef7eb2e8f9f7 45 or HAL_RTC_SetTimeStamp_IT() function.
<> 144:ef7eb2e8f9f7 46
<> 144:ef7eb2e8f9f7 47 *** Tamper configuration ***
<> 144:ef7eb2e8f9f7 48 ============================
<> 144:ef7eb2e8f9f7 49 [..]
<> 144:ef7eb2e8f9f7 50 (+) Enable the RTC Tamper and configure the Tamper filter count, trigger Edge
<> 144:ef7eb2e8f9f7 51 or Level according to the Tamper filter (if equal to 0 Edge else Level)
<> 144:ef7eb2e8f9f7 52 value, sampling frequency, precharge or discharge and Pull-UP using the
<> 144:ef7eb2e8f9f7 53 HAL_RTC_SetTamper() function. You can configure RTC Tamper in interrupt
<> 144:ef7eb2e8f9f7 54 mode using HAL_RTC_SetTamper_IT() function.
<> 144:ef7eb2e8f9f7 55 (+) The TAMPER1 alternate function can be mapped either to RTC_AF1 (PC13)
<> 144:ef7eb2e8f9f7 56 or RTC_AF2 (PI8 or PA0 only for STM32F446xx devices) depending on the value of TAMP1INSEL bit in
<> 144:ef7eb2e8f9f7 57 RTC_TAFCR register. The corresponding pin is also selected by HAL_RTC_SetTamper()
<> 144:ef7eb2e8f9f7 58 or HAL_RTC_SetTamper_IT() function.
<> 144:ef7eb2e8f9f7 59
<> 144:ef7eb2e8f9f7 60 *** Backup Data Registers configuration ***
<> 144:ef7eb2e8f9f7 61 ===========================================
<> 144:ef7eb2e8f9f7 62 [..]
<> 144:ef7eb2e8f9f7 63 (+) To write to the RTC Backup Data registers, use the HAL_RTC_BKUPWrite()
<> 144:ef7eb2e8f9f7 64 function.
<> 144:ef7eb2e8f9f7 65 (+) To read the RTC Backup Data registers, use the HAL_RTC_BKUPRead()
<> 144:ef7eb2e8f9f7 66 function.
<> 144:ef7eb2e8f9f7 67
<> 144:ef7eb2e8f9f7 68 @endverbatim
<> 144:ef7eb2e8f9f7 69 ******************************************************************************
<> 144:ef7eb2e8f9f7 70 * @attention
<> 144:ef7eb2e8f9f7 71 *
AnnaBridge 167:e84263d55307 72 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<> 144:ef7eb2e8f9f7 73 *
<> 144:ef7eb2e8f9f7 74 * Redistribution and use in source and binary forms, with or without modification,
<> 144:ef7eb2e8f9f7 75 * are permitted provided that the following conditions are met:
<> 144:ef7eb2e8f9f7 76 * 1. Redistributions of source code must retain the above copyright notice,
<> 144:ef7eb2e8f9f7 77 * this list of conditions and the following disclaimer.
<> 144:ef7eb2e8f9f7 78 * 2. Redistributions in binary form must reproduce the above copyright notice,
<> 144:ef7eb2e8f9f7 79 * this list of conditions and the following disclaimer in the documentation
<> 144:ef7eb2e8f9f7 80 * and/or other materials provided with the distribution.
<> 144:ef7eb2e8f9f7 81 * 3. Neither the name of STMicroelectronics nor the names of its contributors
<> 144:ef7eb2e8f9f7 82 * may be used to endorse or promote products derived from this software
<> 144:ef7eb2e8f9f7 83 * without specific prior written permission.
<> 144:ef7eb2e8f9f7 84 *
<> 144:ef7eb2e8f9f7 85 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
<> 144:ef7eb2e8f9f7 86 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<> 144:ef7eb2e8f9f7 87 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
<> 144:ef7eb2e8f9f7 88 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
<> 144:ef7eb2e8f9f7 89 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
<> 144:ef7eb2e8f9f7 90 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
<> 144:ef7eb2e8f9f7 91 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
<> 144:ef7eb2e8f9f7 92 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
<> 144:ef7eb2e8f9f7 93 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
<> 144:ef7eb2e8f9f7 94 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
<> 144:ef7eb2e8f9f7 95 *
<> 144:ef7eb2e8f9f7 96 ******************************************************************************
<> 144:ef7eb2e8f9f7 97 */
<> 144:ef7eb2e8f9f7 98
<> 144:ef7eb2e8f9f7 99 /* Includes ------------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 100 #include "stm32f4xx_hal.h"
<> 144:ef7eb2e8f9f7 101
<> 144:ef7eb2e8f9f7 102 /** @addtogroup STM32F4xx_HAL_Driver
<> 144:ef7eb2e8f9f7 103 * @{
<> 144:ef7eb2e8f9f7 104 */
<> 144:ef7eb2e8f9f7 105
<> 144:ef7eb2e8f9f7 106 /** @defgroup RTCEx RTCEx
<> 144:ef7eb2e8f9f7 107 * @brief RTC HAL module driver
<> 144:ef7eb2e8f9f7 108 * @{
<> 144:ef7eb2e8f9f7 109 */
<> 144:ef7eb2e8f9f7 110
<> 144:ef7eb2e8f9f7 111 #ifdef HAL_RTC_MODULE_ENABLED
<> 144:ef7eb2e8f9f7 112
<> 144:ef7eb2e8f9f7 113 /* Private typedef -----------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 114 /* Private define ------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 115 /* Private macro -------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 116 /* Private variables ---------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 117 /* Private function prototypes -----------------------------------------------*/
<> 144:ef7eb2e8f9f7 118 /* Private functions ---------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 119
<> 144:ef7eb2e8f9f7 120 /** @defgroup RTCEx_Exported_Functions RTCEx Exported Functions
<> 144:ef7eb2e8f9f7 121 * @{
<> 144:ef7eb2e8f9f7 122 */
<> 144:ef7eb2e8f9f7 123
<> 144:ef7eb2e8f9f7 124 /** @defgroup RTCEx_Exported_Functions_Group1 RTC TimeStamp and Tamper functions
<> 144:ef7eb2e8f9f7 125 * @brief RTC TimeStamp and Tamper functions
<> 144:ef7eb2e8f9f7 126 *
<> 144:ef7eb2e8f9f7 127 @verbatim
<> 144:ef7eb2e8f9f7 128 ===============================================================================
<> 144:ef7eb2e8f9f7 129 ##### RTC TimeStamp and Tamper functions #####
<> 144:ef7eb2e8f9f7 130 ===============================================================================
<> 144:ef7eb2e8f9f7 131
<> 144:ef7eb2e8f9f7 132 [..] This section provides functions allowing to configure TimeStamp feature
<> 144:ef7eb2e8f9f7 133
<> 144:ef7eb2e8f9f7 134 @endverbatim
<> 144:ef7eb2e8f9f7 135 * @{
<> 144:ef7eb2e8f9f7 136 */
<> 144:ef7eb2e8f9f7 137
<> 144:ef7eb2e8f9f7 138 /**
<> 144:ef7eb2e8f9f7 139 * @brief Sets TimeStamp.
<> 144:ef7eb2e8f9f7 140 * @note This API must be called before enabling the TimeStamp feature.
<> 144:ef7eb2e8f9f7 141 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 142 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 143 * @param TimeStampEdge: Specifies the pin edge on which the TimeStamp is
<> 144:ef7eb2e8f9f7 144 * activated.
<> 144:ef7eb2e8f9f7 145 * This parameter can be one of the following values:
<> 144:ef7eb2e8f9f7 146 * @arg RTC_TIMESTAMPEDGE_RISING: the Time stamp event occurs on the
<> 144:ef7eb2e8f9f7 147 * rising edge of the related pin.
<> 144:ef7eb2e8f9f7 148 * @arg RTC_TIMESTAMPEDGE_FALLING: the Time stamp event occurs on the
<> 144:ef7eb2e8f9f7 149 * falling edge of the related pin.
<> 144:ef7eb2e8f9f7 150 * @param RTC_TimeStampPin: specifies the RTC TimeStamp Pin.
<> 144:ef7eb2e8f9f7 151 * This parameter can be one of the following values:
<> 144:ef7eb2e8f9f7 152 * @arg RTC_TIMESTAMPPIN_DEFAULT: PC13 is selected as RTC TimeStamp Pin.
AnnaBridge 167:e84263d55307 153 * @arg RTC_TIMESTAMPPIN_POS1: PI8/PA0 is selected as RTC TimeStamp Pin.
AnnaBridge 167:e84263d55307 154 * (not applicable in the case of STM32F412xx, STM32F413xx and STM32F423xx devices)
<> 144:ef7eb2e8f9f7 155 * (PI8 for all STM32 devices except for STM32F446xx devices the PA0 is used)
<> 144:ef7eb2e8f9f7 156 * @arg RTC_TIMESTAMPPIN_PA0: PA0 is selected as RTC TimeStamp Pin only for STM32F446xx devices
<> 144:ef7eb2e8f9f7 157 * @retval HAL status
<> 144:ef7eb2e8f9f7 158 */
<> 144:ef7eb2e8f9f7 159 HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
<> 144:ef7eb2e8f9f7 160 {
<> 144:ef7eb2e8f9f7 161 uint32_t tmpreg = 0U;
<> 144:ef7eb2e8f9f7 162
<> 144:ef7eb2e8f9f7 163 /* Check the parameters */
<> 144:ef7eb2e8f9f7 164 assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
<> 144:ef7eb2e8f9f7 165 assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
<> 144:ef7eb2e8f9f7 166
<> 144:ef7eb2e8f9f7 167 /* Process Locked */
<> 144:ef7eb2e8f9f7 168 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 169
<> 144:ef7eb2e8f9f7 170 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 171
<> 144:ef7eb2e8f9f7 172 /* Get the RTC_CR register and clear the bits to be configured */
<> 144:ef7eb2e8f9f7 173 tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
<> 144:ef7eb2e8f9f7 174
<> 144:ef7eb2e8f9f7 175 tmpreg|= TimeStampEdge;
<> 144:ef7eb2e8f9f7 176
<> 144:ef7eb2e8f9f7 177 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 178 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 179
<> 144:ef7eb2e8f9f7 180 hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_TSINSEL;
<> 144:ef7eb2e8f9f7 181 hrtc->Instance->TAFCR |= (uint32_t)(RTC_TimeStampPin);
<> 144:ef7eb2e8f9f7 182
<> 144:ef7eb2e8f9f7 183 /* Configure the Time Stamp TSEDGE and Enable bits */
<> 144:ef7eb2e8f9f7 184 hrtc->Instance->CR = (uint32_t)tmpreg;
<> 144:ef7eb2e8f9f7 185
<> 144:ef7eb2e8f9f7 186 __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 187
<> 144:ef7eb2e8f9f7 188 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 189 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 190
<> 144:ef7eb2e8f9f7 191 /* Change RTC state */
<> 144:ef7eb2e8f9f7 192 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 193
<> 144:ef7eb2e8f9f7 194 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 195 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 196
<> 144:ef7eb2e8f9f7 197 return HAL_OK;
<> 144:ef7eb2e8f9f7 198 }
<> 144:ef7eb2e8f9f7 199
<> 144:ef7eb2e8f9f7 200 /**
<> 144:ef7eb2e8f9f7 201 * @brief Sets TimeStamp with Interrupt.
<> 144:ef7eb2e8f9f7 202 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 203 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 204 * @note This API must be called before enabling the TimeStamp feature.
<> 144:ef7eb2e8f9f7 205 * @param TimeStampEdge: Specifies the pin edge on which the TimeStamp is
<> 144:ef7eb2e8f9f7 206 * activated.
<> 144:ef7eb2e8f9f7 207 * This parameter can be one of the following values:
<> 144:ef7eb2e8f9f7 208 * @arg RTC_TIMESTAMPEDGE_RISING: the Time stamp event occurs on the
<> 144:ef7eb2e8f9f7 209 * rising edge of the related pin.
<> 144:ef7eb2e8f9f7 210 * @arg RTC_TIMESTAMPEDGE_FALLING: the Time stamp event occurs on the
<> 144:ef7eb2e8f9f7 211 * falling edge of the related pin.
<> 144:ef7eb2e8f9f7 212 * @param RTC_TimeStampPin: Specifies the RTC TimeStamp Pin.
<> 144:ef7eb2e8f9f7 213 * This parameter can be one of the following values:
<> 144:ef7eb2e8f9f7 214 * @arg RTC_TIMESTAMPPIN_DEFAULT: PC13 is selected as RTC TimeStamp Pin.
AnnaBridge 167:e84263d55307 215 * @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin. (not applicable in the case of STM32F446xx, STM32F412xx, STM32F413xx and STM32F423xx devices)
<> 144:ef7eb2e8f9f7 216 * @arg RTC_TIMESTAMPPIN_PA0: PA0 is selected as RTC TimeStamp Pin only for STM32F446xx devices
<> 144:ef7eb2e8f9f7 217 * @retval HAL status
<> 144:ef7eb2e8f9f7 218 */
<> 144:ef7eb2e8f9f7 219 HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
<> 144:ef7eb2e8f9f7 220 {
<> 144:ef7eb2e8f9f7 221 uint32_t tmpreg = 0U;
<> 144:ef7eb2e8f9f7 222
<> 144:ef7eb2e8f9f7 223 /* Check the parameters */
<> 144:ef7eb2e8f9f7 224 assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
<> 144:ef7eb2e8f9f7 225 assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
<> 144:ef7eb2e8f9f7 226
<> 144:ef7eb2e8f9f7 227 /* Process Locked */
<> 144:ef7eb2e8f9f7 228 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 229
<> 144:ef7eb2e8f9f7 230 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 231
<> 144:ef7eb2e8f9f7 232 /* Get the RTC_CR register and clear the bits to be configured */
<> 144:ef7eb2e8f9f7 233 tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
<> 144:ef7eb2e8f9f7 234
<> 144:ef7eb2e8f9f7 235 tmpreg |= TimeStampEdge;
<> 144:ef7eb2e8f9f7 236
<> 144:ef7eb2e8f9f7 237 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 238 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 239
<> 144:ef7eb2e8f9f7 240 /* Configure the Time Stamp TSEDGE and Enable bits */
<> 144:ef7eb2e8f9f7 241 hrtc->Instance->CR = (uint32_t)tmpreg;
<> 144:ef7eb2e8f9f7 242
<> 144:ef7eb2e8f9f7 243 hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_TSINSEL;
<> 144:ef7eb2e8f9f7 244 hrtc->Instance->TAFCR |= (uint32_t)(RTC_TimeStampPin);
<> 144:ef7eb2e8f9f7 245
<> 144:ef7eb2e8f9f7 246 /* Clear RTC Timestamp flag */
<> 144:ef7eb2e8f9f7 247 __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
<> 144:ef7eb2e8f9f7 248
<> 144:ef7eb2e8f9f7 249 __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 250
<> 144:ef7eb2e8f9f7 251 /* Enable IT timestamp */
<> 144:ef7eb2e8f9f7 252 __HAL_RTC_TIMESTAMP_ENABLE_IT(hrtc,RTC_IT_TS);
<> 144:ef7eb2e8f9f7 253
<> 144:ef7eb2e8f9f7 254 /* RTC timestamp Interrupt Configuration: EXTI configuration */
<> 144:ef7eb2e8f9f7 255 __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT();
<> 144:ef7eb2e8f9f7 256
<> 144:ef7eb2e8f9f7 257 EXTI->RTSR |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT;
<> 144:ef7eb2e8f9f7 258
<> 144:ef7eb2e8f9f7 259 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 260 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 261
<> 144:ef7eb2e8f9f7 262 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 263
<> 144:ef7eb2e8f9f7 264 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 265 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 266
<> 144:ef7eb2e8f9f7 267 return HAL_OK;
<> 144:ef7eb2e8f9f7 268 }
<> 144:ef7eb2e8f9f7 269
<> 144:ef7eb2e8f9f7 270 /**
<> 144:ef7eb2e8f9f7 271 * @brief Deactivates TimeStamp.
<> 144:ef7eb2e8f9f7 272 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 273 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 274 * @retval HAL status
<> 144:ef7eb2e8f9f7 275 */
<> 144:ef7eb2e8f9f7 276 HAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc)
<> 144:ef7eb2e8f9f7 277 {
<> 144:ef7eb2e8f9f7 278 uint32_t tmpreg = 0U;
<> 144:ef7eb2e8f9f7 279
<> 144:ef7eb2e8f9f7 280 /* Process Locked */
<> 144:ef7eb2e8f9f7 281 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 282
<> 144:ef7eb2e8f9f7 283 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 284
<> 144:ef7eb2e8f9f7 285 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 286 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 287
<> 144:ef7eb2e8f9f7 288 /* In case of interrupt mode is used, the interrupt source must disabled */
<> 144:ef7eb2e8f9f7 289 __HAL_RTC_TIMESTAMP_DISABLE_IT(hrtc, RTC_IT_TS);
<> 144:ef7eb2e8f9f7 290
<> 144:ef7eb2e8f9f7 291 /* Get the RTC_CR register and clear the bits to be configured */
<> 144:ef7eb2e8f9f7 292 tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
<> 144:ef7eb2e8f9f7 293
<> 144:ef7eb2e8f9f7 294 /* Configure the Time Stamp TSEDGE and Enable bits */
<> 144:ef7eb2e8f9f7 295 hrtc->Instance->CR = (uint32_t)tmpreg;
<> 144:ef7eb2e8f9f7 296
<> 144:ef7eb2e8f9f7 297 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 298 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 299
<> 144:ef7eb2e8f9f7 300 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 301
<> 144:ef7eb2e8f9f7 302 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 303 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 304
<> 144:ef7eb2e8f9f7 305 return HAL_OK;
<> 144:ef7eb2e8f9f7 306 }
<> 144:ef7eb2e8f9f7 307
<> 144:ef7eb2e8f9f7 308 /**
<> 144:ef7eb2e8f9f7 309 * @brief Gets the RTC TimeStamp value.
<> 144:ef7eb2e8f9f7 310 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 311 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 312 * @param sTimeStamp: Pointer to Time structure
<> 144:ef7eb2e8f9f7 313 * @param sTimeStampDate: Pointer to Date structure
<> 144:ef7eb2e8f9f7 314 * @param Format: specifies the format of the entered parameters.
<> 144:ef7eb2e8f9f7 315 * This parameter can be one of the following values:
<> 144:ef7eb2e8f9f7 316 * RTC_FORMAT_BIN: Binary data format
<> 144:ef7eb2e8f9f7 317 * RTC_FORMAT_BCD: BCD data format
<> 144:ef7eb2e8f9f7 318 * @retval HAL status
<> 144:ef7eb2e8f9f7 319 */
<> 144:ef7eb2e8f9f7 320 HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef* sTimeStamp, RTC_DateTypeDef* sTimeStampDate, uint32_t Format)
<> 144:ef7eb2e8f9f7 321 {
<> 144:ef7eb2e8f9f7 322 uint32_t tmptime = 0U, tmpdate = 0U;
<> 144:ef7eb2e8f9f7 323
<> 144:ef7eb2e8f9f7 324 /* Check the parameters */
<> 144:ef7eb2e8f9f7 325 assert_param(IS_RTC_FORMAT(Format));
<> 144:ef7eb2e8f9f7 326
<> 144:ef7eb2e8f9f7 327 /* Get the TimeStamp time and date registers values */
<> 144:ef7eb2e8f9f7 328 tmptime = (uint32_t)(hrtc->Instance->TSTR & RTC_TR_RESERVED_MASK);
<> 144:ef7eb2e8f9f7 329 tmpdate = (uint32_t)(hrtc->Instance->TSDR & RTC_DR_RESERVED_MASK);
<> 144:ef7eb2e8f9f7 330
<> 144:ef7eb2e8f9f7 331 /* Fill the Time structure fields with the read parameters */
<> 144:ef7eb2e8f9f7 332 sTimeStamp->Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
<> 144:ef7eb2e8f9f7 333 sTimeStamp->Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
<> 144:ef7eb2e8f9f7 334 sTimeStamp->Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
<> 144:ef7eb2e8f9f7 335 sTimeStamp->TimeFormat = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16U);
<> 144:ef7eb2e8f9f7 336 sTimeStamp->SubSeconds = (uint32_t) hrtc->Instance->TSSSR;
<> 144:ef7eb2e8f9f7 337
<> 144:ef7eb2e8f9f7 338 /* Fill the Date structure fields with the read parameters */
<> 144:ef7eb2e8f9f7 339 sTimeStampDate->Year = 0U;
<> 144:ef7eb2e8f9f7 340 sTimeStampDate->Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
<> 144:ef7eb2e8f9f7 341 sTimeStampDate->Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
<> 144:ef7eb2e8f9f7 342 sTimeStampDate->WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13U);
<> 144:ef7eb2e8f9f7 343
<> 144:ef7eb2e8f9f7 344 /* Check the input parameters format */
<> 144:ef7eb2e8f9f7 345 if(Format == RTC_FORMAT_BIN)
<> 144:ef7eb2e8f9f7 346 {
<> 144:ef7eb2e8f9f7 347 /* Convert the TimeStamp structure parameters to Binary format */
<> 144:ef7eb2e8f9f7 348 sTimeStamp->Hours = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Hours);
<> 144:ef7eb2e8f9f7 349 sTimeStamp->Minutes = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Minutes);
<> 144:ef7eb2e8f9f7 350 sTimeStamp->Seconds = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Seconds);
<> 144:ef7eb2e8f9f7 351
<> 144:ef7eb2e8f9f7 352 /* Convert the DateTimeStamp structure parameters to Binary format */
<> 144:ef7eb2e8f9f7 353 sTimeStampDate->Month = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->Month);
<> 144:ef7eb2e8f9f7 354 sTimeStampDate->Date = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->Date);
<> 144:ef7eb2e8f9f7 355 sTimeStampDate->WeekDay = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->WeekDay);
<> 144:ef7eb2e8f9f7 356 }
<> 144:ef7eb2e8f9f7 357
<> 144:ef7eb2e8f9f7 358 /* Clear the TIMESTAMP Flag */
<> 144:ef7eb2e8f9f7 359 __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
<> 144:ef7eb2e8f9f7 360
<> 144:ef7eb2e8f9f7 361 return HAL_OK;
<> 144:ef7eb2e8f9f7 362 }
<> 144:ef7eb2e8f9f7 363
<> 144:ef7eb2e8f9f7 364 /**
<> 144:ef7eb2e8f9f7 365 * @brief Sets Tamper
<> 144:ef7eb2e8f9f7 366 * @note By calling this API we disable the tamper interrupt for all tampers.
<> 144:ef7eb2e8f9f7 367 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 368 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 369 * @param sTamper: Pointer to Tamper Structure.
<> 144:ef7eb2e8f9f7 370 * @retval HAL status
<> 144:ef7eb2e8f9f7 371 */
<> 144:ef7eb2e8f9f7 372 HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper)
<> 144:ef7eb2e8f9f7 373 {
<> 144:ef7eb2e8f9f7 374 uint32_t tmpreg = 0U;
<> 144:ef7eb2e8f9f7 375
<> 144:ef7eb2e8f9f7 376 /* Check the parameters */
<> 144:ef7eb2e8f9f7 377 assert_param(IS_RTC_TAMPER(sTamper->Tamper));
<> 144:ef7eb2e8f9f7 378 assert_param(IS_RTC_TAMPER_PIN(sTamper->PinSelection));
<> 144:ef7eb2e8f9f7 379 assert_param(IS_RTC_TAMPER_TRIGGER(sTamper->Trigger));
<> 144:ef7eb2e8f9f7 380 assert_param(IS_RTC_TAMPER_FILTER(sTamper->Filter));
<> 144:ef7eb2e8f9f7 381 assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(sTamper->SamplingFrequency));
<> 144:ef7eb2e8f9f7 382 assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration));
<> 144:ef7eb2e8f9f7 383 assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
<> 144:ef7eb2e8f9f7 384 assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));
<> 144:ef7eb2e8f9f7 385
<> 144:ef7eb2e8f9f7 386 /* Process Locked */
<> 144:ef7eb2e8f9f7 387 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 388
<> 144:ef7eb2e8f9f7 389 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 390
<> 144:ef7eb2e8f9f7 391 if(sTamper->Trigger != RTC_TAMPERTRIGGER_RISINGEDGE)
<> 144:ef7eb2e8f9f7 392 {
<> 144:ef7eb2e8f9f7 393 sTamper->Trigger = (uint32_t)(sTamper->Tamper << 1U);
<> 144:ef7eb2e8f9f7 394 }
<> 144:ef7eb2e8f9f7 395
<> 144:ef7eb2e8f9f7 396 tmpreg = ((uint32_t)sTamper->Tamper | (uint32_t)sTamper->PinSelection | (uint32_t)sTamper->Trigger |\
<> 144:ef7eb2e8f9f7 397 (uint32_t)sTamper->Filter | (uint32_t)sTamper->SamplingFrequency | (uint32_t)sTamper->PrechargeDuration |\
<> 144:ef7eb2e8f9f7 398 (uint32_t)sTamper->TamperPullUp | sTamper->TimeStampOnTamperDetection);
<> 144:ef7eb2e8f9f7 399
<> 144:ef7eb2e8f9f7 400 hrtc->Instance->TAFCR &= (uint32_t)~((uint32_t)sTamper->Tamper | (uint32_t)(sTamper->Tamper << 1U) | (uint32_t)RTC_TAFCR_TAMPTS |\
<> 144:ef7eb2e8f9f7 401 (uint32_t)RTC_TAFCR_TAMPFREQ | (uint32_t)RTC_TAFCR_TAMPFLT | (uint32_t)RTC_TAFCR_TAMPPRCH |\
<> 144:ef7eb2e8f9f7 402 (uint32_t)RTC_TAFCR_TAMPPUDIS | (uint32_t)RTC_TAFCR_TAMPINSEL | (uint32_t)RTC_TAFCR_TAMPIE);
<> 144:ef7eb2e8f9f7 403
<> 144:ef7eb2e8f9f7 404 hrtc->Instance->TAFCR |= tmpreg;
<> 144:ef7eb2e8f9f7 405
<> 144:ef7eb2e8f9f7 406 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 407
<> 144:ef7eb2e8f9f7 408 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 409 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 410
<> 144:ef7eb2e8f9f7 411 return HAL_OK;
<> 144:ef7eb2e8f9f7 412 }
<> 144:ef7eb2e8f9f7 413
<> 144:ef7eb2e8f9f7 414 /**
<> 144:ef7eb2e8f9f7 415 * @brief Sets Tamper with interrupt.
<> 144:ef7eb2e8f9f7 416 * @note By calling this API we force the tamper interrupt for all tampers.
<> 144:ef7eb2e8f9f7 417 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 418 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 419 * @param sTamper: Pointer to RTC Tamper.
<> 144:ef7eb2e8f9f7 420 * @retval HAL status
<> 144:ef7eb2e8f9f7 421 */
<> 144:ef7eb2e8f9f7 422 HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper)
<> 144:ef7eb2e8f9f7 423 {
<> 144:ef7eb2e8f9f7 424 uint32_t tmpreg = 0U;
<> 144:ef7eb2e8f9f7 425
<> 144:ef7eb2e8f9f7 426 /* Check the parameters */
<> 144:ef7eb2e8f9f7 427 assert_param(IS_RTC_TAMPER(sTamper->Tamper));
<> 144:ef7eb2e8f9f7 428 assert_param(IS_RTC_TAMPER_PIN(sTamper->PinSelection));
<> 144:ef7eb2e8f9f7 429 assert_param(IS_RTC_TAMPER_TRIGGER(sTamper->Trigger));
<> 144:ef7eb2e8f9f7 430 assert_param(IS_RTC_TAMPER_FILTER(sTamper->Filter));
<> 144:ef7eb2e8f9f7 431 assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(sTamper->SamplingFrequency));
<> 144:ef7eb2e8f9f7 432 assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration));
<> 144:ef7eb2e8f9f7 433 assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
<> 144:ef7eb2e8f9f7 434 assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));
<> 144:ef7eb2e8f9f7 435
<> 144:ef7eb2e8f9f7 436 /* Process Locked */
<> 144:ef7eb2e8f9f7 437 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 438
<> 144:ef7eb2e8f9f7 439 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 440
<> 144:ef7eb2e8f9f7 441 /* Configure the tamper trigger */
<> 144:ef7eb2e8f9f7 442 if(sTamper->Trigger != RTC_TAMPERTRIGGER_RISINGEDGE)
<> 144:ef7eb2e8f9f7 443 {
<> 144:ef7eb2e8f9f7 444 sTamper->Trigger = (uint32_t)(sTamper->Tamper << 1U);
<> 144:ef7eb2e8f9f7 445 }
<> 144:ef7eb2e8f9f7 446
<> 144:ef7eb2e8f9f7 447 tmpreg = ((uint32_t)sTamper->Tamper | (uint32_t)sTamper->PinSelection | (uint32_t)sTamper->Trigger |\
<> 144:ef7eb2e8f9f7 448 (uint32_t)sTamper->Filter | (uint32_t)sTamper->SamplingFrequency | (uint32_t)sTamper->PrechargeDuration |\
<> 144:ef7eb2e8f9f7 449 (uint32_t)sTamper->TamperPullUp | sTamper->TimeStampOnTamperDetection);
<> 144:ef7eb2e8f9f7 450
<> 144:ef7eb2e8f9f7 451 hrtc->Instance->TAFCR &= (uint32_t)~((uint32_t)sTamper->Tamper | (uint32_t)(sTamper->Tamper << 1U) | (uint32_t)RTC_TAFCR_TAMPTS |\
<> 144:ef7eb2e8f9f7 452 (uint32_t)RTC_TAFCR_TAMPFREQ | (uint32_t)RTC_TAFCR_TAMPFLT | (uint32_t)RTC_TAFCR_TAMPPRCH |\
<> 144:ef7eb2e8f9f7 453 (uint32_t)RTC_TAFCR_TAMPPUDIS | (uint32_t)RTC_TAFCR_TAMPINSEL);
<> 144:ef7eb2e8f9f7 454
<> 144:ef7eb2e8f9f7 455 hrtc->Instance->TAFCR |= tmpreg;
<> 144:ef7eb2e8f9f7 456
<> 144:ef7eb2e8f9f7 457 /* Configure the Tamper Interrupt in the RTC_TAFCR */
<> 144:ef7eb2e8f9f7 458 hrtc->Instance->TAFCR |= (uint32_t)RTC_TAFCR_TAMPIE;
<> 144:ef7eb2e8f9f7 459
<> 144:ef7eb2e8f9f7 460 if(sTamper->Tamper == RTC_TAMPER_1)
<> 144:ef7eb2e8f9f7 461 {
<> 144:ef7eb2e8f9f7 462 /* Clear RTC Tamper 1 flag */
<> 144:ef7eb2e8f9f7 463 __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F);
<> 144:ef7eb2e8f9f7 464 }
<> 144:ef7eb2e8f9f7 465 else
<> 144:ef7eb2e8f9f7 466 {
<> 144:ef7eb2e8f9f7 467 /* Clear RTC Tamper 2 flag */
<> 144:ef7eb2e8f9f7 468 __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F);
<> 144:ef7eb2e8f9f7 469 }
<> 144:ef7eb2e8f9f7 470
<> 144:ef7eb2e8f9f7 471 /* RTC Tamper Interrupt Configuration: EXTI configuration */
<> 144:ef7eb2e8f9f7 472 __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT();
<> 144:ef7eb2e8f9f7 473
<> 144:ef7eb2e8f9f7 474 EXTI->RTSR |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT;
<> 144:ef7eb2e8f9f7 475
<> 144:ef7eb2e8f9f7 476 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 477
<> 144:ef7eb2e8f9f7 478 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 479 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 480
<> 144:ef7eb2e8f9f7 481 return HAL_OK;
<> 144:ef7eb2e8f9f7 482 }
<> 144:ef7eb2e8f9f7 483
<> 144:ef7eb2e8f9f7 484 /**
<> 144:ef7eb2e8f9f7 485 * @brief Deactivates Tamper.
<> 144:ef7eb2e8f9f7 486 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 487 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 488 * @param Tamper: Selected tamper pin.
<> 144:ef7eb2e8f9f7 489 * This parameter can be RTC_Tamper_1 and/or RTC_TAMPER_2.
<> 144:ef7eb2e8f9f7 490 * @retval HAL status
<> 144:ef7eb2e8f9f7 491 */
<> 144:ef7eb2e8f9f7 492 HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper)
<> 144:ef7eb2e8f9f7 493 {
<> 144:ef7eb2e8f9f7 494 assert_param(IS_RTC_TAMPER(Tamper));
<> 144:ef7eb2e8f9f7 495
<> 144:ef7eb2e8f9f7 496 /* Process Locked */
<> 144:ef7eb2e8f9f7 497 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 498
<> 144:ef7eb2e8f9f7 499 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 500
<> 144:ef7eb2e8f9f7 501 /* Disable the selected Tamper pin */
<> 144:ef7eb2e8f9f7 502 hrtc->Instance->TAFCR &= (uint32_t)~Tamper;
<> 144:ef7eb2e8f9f7 503
<> 144:ef7eb2e8f9f7 504 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 505
<> 144:ef7eb2e8f9f7 506 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 507 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 508
<> 144:ef7eb2e8f9f7 509 return HAL_OK;
<> 144:ef7eb2e8f9f7 510 }
<> 144:ef7eb2e8f9f7 511
<> 144:ef7eb2e8f9f7 512 /**
<> 144:ef7eb2e8f9f7 513 * @brief This function handles TimeStamp interrupt request.
<> 144:ef7eb2e8f9f7 514 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 515 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 516 * @retval None
<> 144:ef7eb2e8f9f7 517 */
<> 144:ef7eb2e8f9f7 518 void HAL_RTCEx_TamperTimeStampIRQHandler(RTC_HandleTypeDef *hrtc)
<> 144:ef7eb2e8f9f7 519 {
<> 144:ef7eb2e8f9f7 520 if(__HAL_RTC_TIMESTAMP_GET_IT(hrtc, RTC_IT_TS))
<> 144:ef7eb2e8f9f7 521 {
<> 144:ef7eb2e8f9f7 522 /* Get the status of the Interrupt */
<> 144:ef7eb2e8f9f7 523 if((uint32_t)(hrtc->Instance->CR & RTC_IT_TS) != (uint32_t)RESET)
<> 144:ef7eb2e8f9f7 524 {
<> 144:ef7eb2e8f9f7 525 /* TIMESTAMP callback */
<> 144:ef7eb2e8f9f7 526 HAL_RTCEx_TimeStampEventCallback(hrtc);
<> 144:ef7eb2e8f9f7 527
<> 144:ef7eb2e8f9f7 528 /* Clear the TIMESTAMP interrupt pending bit */
<> 144:ef7eb2e8f9f7 529 __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc,RTC_FLAG_TSF);
<> 144:ef7eb2e8f9f7 530 }
<> 144:ef7eb2e8f9f7 531 }
<> 144:ef7eb2e8f9f7 532
<> 144:ef7eb2e8f9f7 533 /* Get the status of the Interrupt */
<> 144:ef7eb2e8f9f7 534 if(__HAL_RTC_TAMPER_GET_IT(hrtc,RTC_IT_TAMP1))
<> 144:ef7eb2e8f9f7 535 {
<> 144:ef7eb2e8f9f7 536 /* Get the TAMPER Interrupt enable bit and pending bit */
<> 144:ef7eb2e8f9f7 537 if(((hrtc->Instance->TAFCR & (RTC_TAFCR_TAMPIE))) != (uint32_t)RESET)
<> 144:ef7eb2e8f9f7 538 {
<> 144:ef7eb2e8f9f7 539 /* Tamper callback */
<> 144:ef7eb2e8f9f7 540 HAL_RTCEx_Tamper1EventCallback(hrtc);
<> 144:ef7eb2e8f9f7 541
<> 144:ef7eb2e8f9f7 542 /* Clear the Tamper interrupt pending bit */
<> 144:ef7eb2e8f9f7 543 __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc,RTC_FLAG_TAMP1F);
<> 144:ef7eb2e8f9f7 544 }
<> 144:ef7eb2e8f9f7 545 }
<> 144:ef7eb2e8f9f7 546
<> 144:ef7eb2e8f9f7 547 /* Get the status of the Interrupt */
<> 144:ef7eb2e8f9f7 548 if(__HAL_RTC_TAMPER_GET_IT(hrtc, RTC_IT_TAMP2))
<> 144:ef7eb2e8f9f7 549 {
<> 144:ef7eb2e8f9f7 550 /* Get the TAMPER Interrupt enable bit and pending bit */
<> 144:ef7eb2e8f9f7 551 if(((hrtc->Instance->TAFCR & RTC_TAFCR_TAMPIE)) != (uint32_t)RESET)
<> 144:ef7eb2e8f9f7 552 {
<> 144:ef7eb2e8f9f7 553 /* Tamper callback */
<> 144:ef7eb2e8f9f7 554 HAL_RTCEx_Tamper2EventCallback(hrtc);
<> 144:ef7eb2e8f9f7 555
<> 144:ef7eb2e8f9f7 556 /* Clear the Tamper interrupt pending bit */
<> 144:ef7eb2e8f9f7 557 __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F);
<> 144:ef7eb2e8f9f7 558 }
<> 144:ef7eb2e8f9f7 559 }
<> 144:ef7eb2e8f9f7 560 /* Clear the EXTI's Flag for RTC TimeStamp and Tamper */
<> 144:ef7eb2e8f9f7 561 __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG();
<> 144:ef7eb2e8f9f7 562
<> 144:ef7eb2e8f9f7 563 /* Change RTC state */
<> 144:ef7eb2e8f9f7 564 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 565 }
<> 144:ef7eb2e8f9f7 566
<> 144:ef7eb2e8f9f7 567 /**
<> 144:ef7eb2e8f9f7 568 * @brief TimeStamp callback.
<> 144:ef7eb2e8f9f7 569 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 570 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 571 * @retval None
<> 144:ef7eb2e8f9f7 572 */
<> 144:ef7eb2e8f9f7 573 __weak void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc)
<> 144:ef7eb2e8f9f7 574 {
<> 144:ef7eb2e8f9f7 575 /* Prevent unused argument(s) compilation warning */
<> 144:ef7eb2e8f9f7 576 UNUSED(hrtc);
<> 144:ef7eb2e8f9f7 577 /* NOTE : This function Should not be modified, when the callback is needed,
<> 144:ef7eb2e8f9f7 578 the HAL_RTC_TimeStampEventCallback could be implemented in the user file
<> 144:ef7eb2e8f9f7 579 */
<> 144:ef7eb2e8f9f7 580 }
<> 144:ef7eb2e8f9f7 581
<> 144:ef7eb2e8f9f7 582 /**
<> 144:ef7eb2e8f9f7 583 * @brief Tamper 1 callback.
<> 144:ef7eb2e8f9f7 584 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 585 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 586 * @retval None
<> 144:ef7eb2e8f9f7 587 */
<> 144:ef7eb2e8f9f7 588 __weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc)
<> 144:ef7eb2e8f9f7 589 {
<> 144:ef7eb2e8f9f7 590 /* Prevent unused argument(s) compilation warning */
<> 144:ef7eb2e8f9f7 591 UNUSED(hrtc);
<> 144:ef7eb2e8f9f7 592 /* NOTE : This function Should not be modified, when the callback is needed,
<> 144:ef7eb2e8f9f7 593 the HAL_RTC_Tamper1EventCallback could be implemented in the user file
<> 144:ef7eb2e8f9f7 594 */
<> 144:ef7eb2e8f9f7 595 }
<> 144:ef7eb2e8f9f7 596
<> 144:ef7eb2e8f9f7 597 /**
<> 144:ef7eb2e8f9f7 598 * @brief Tamper 2 callback.
<> 144:ef7eb2e8f9f7 599 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 600 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 601 * @retval None
<> 144:ef7eb2e8f9f7 602 */
<> 144:ef7eb2e8f9f7 603 __weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc)
<> 144:ef7eb2e8f9f7 604 {
<> 144:ef7eb2e8f9f7 605 /* Prevent unused argument(s) compilation warning */
<> 144:ef7eb2e8f9f7 606 UNUSED(hrtc);
<> 144:ef7eb2e8f9f7 607 /* NOTE : This function Should not be modified, when the callback is needed,
<> 144:ef7eb2e8f9f7 608 the HAL_RTC_Tamper2EventCallback could be implemented in the user file
<> 144:ef7eb2e8f9f7 609 */
<> 144:ef7eb2e8f9f7 610 }
<> 144:ef7eb2e8f9f7 611
<> 144:ef7eb2e8f9f7 612 /**
<> 144:ef7eb2e8f9f7 613 * @brief This function handles TimeStamp polling request.
<> 144:ef7eb2e8f9f7 614 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 615 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 616 * @param Timeout: Timeout duration
<> 144:ef7eb2e8f9f7 617 * @retval HAL status
<> 144:ef7eb2e8f9f7 618 */
<> 144:ef7eb2e8f9f7 619 HAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)
<> 144:ef7eb2e8f9f7 620 {
<> 144:ef7eb2e8f9f7 621 uint32_t tickstart = 0U;
<> 144:ef7eb2e8f9f7 622
<> 144:ef7eb2e8f9f7 623 /* Get tick */
<> 144:ef7eb2e8f9f7 624 tickstart = HAL_GetTick();
<> 144:ef7eb2e8f9f7 625
<> 144:ef7eb2e8f9f7 626 while(__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) == RESET)
<> 144:ef7eb2e8f9f7 627 {
<> 144:ef7eb2e8f9f7 628 if(__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSOVF) != RESET)
<> 144:ef7eb2e8f9f7 629 {
<> 144:ef7eb2e8f9f7 630 /* Clear the TIMESTAMP Overrun Flag */
<> 144:ef7eb2e8f9f7 631 __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
<> 144:ef7eb2e8f9f7 632
<> 144:ef7eb2e8f9f7 633 /* Change TIMESTAMP state */
<> 144:ef7eb2e8f9f7 634 hrtc->State = HAL_RTC_STATE_ERROR;
<> 144:ef7eb2e8f9f7 635
<> 144:ef7eb2e8f9f7 636 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 637 }
<> 144:ef7eb2e8f9f7 638
<> 144:ef7eb2e8f9f7 639 if(Timeout != HAL_MAX_DELAY)
<> 144:ef7eb2e8f9f7 640 {
<> 144:ef7eb2e8f9f7 641 if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
<> 144:ef7eb2e8f9f7 642 {
<> 144:ef7eb2e8f9f7 643 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 644 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 645 }
<> 144:ef7eb2e8f9f7 646 }
<> 144:ef7eb2e8f9f7 647 }
<> 144:ef7eb2e8f9f7 648
<> 144:ef7eb2e8f9f7 649 /* Change RTC state */
<> 144:ef7eb2e8f9f7 650 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 651
<> 144:ef7eb2e8f9f7 652 return HAL_OK;
<> 144:ef7eb2e8f9f7 653 }
<> 144:ef7eb2e8f9f7 654
<> 144:ef7eb2e8f9f7 655 /**
<> 144:ef7eb2e8f9f7 656 * @brief This function handles Tamper1 Polling.
<> 144:ef7eb2e8f9f7 657 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 658 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 659 * @param Timeout: Timeout duration
<> 144:ef7eb2e8f9f7 660 * @retval HAL status
<> 144:ef7eb2e8f9f7 661 */
<> 144:ef7eb2e8f9f7 662 HAL_StatusTypeDef HAL_RTCEx_PollForTamper1Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout)
<> 144:ef7eb2e8f9f7 663 {
<> 144:ef7eb2e8f9f7 664 uint32_t tickstart = 0U;
<> 144:ef7eb2e8f9f7 665
<> 144:ef7eb2e8f9f7 666 /* Get tick */
<> 144:ef7eb2e8f9f7 667 tickstart = HAL_GetTick();
<> 144:ef7eb2e8f9f7 668
<> 144:ef7eb2e8f9f7 669 /* Get the status of the Interrupt */
<> 144:ef7eb2e8f9f7 670 while(__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP1F)== RESET)
<> 144:ef7eb2e8f9f7 671 {
<> 144:ef7eb2e8f9f7 672 if(Timeout != HAL_MAX_DELAY)
<> 144:ef7eb2e8f9f7 673 {
<> 144:ef7eb2e8f9f7 674 if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
<> 144:ef7eb2e8f9f7 675 {
<> 144:ef7eb2e8f9f7 676 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 677 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 678 }
<> 144:ef7eb2e8f9f7 679 }
<> 144:ef7eb2e8f9f7 680 }
<> 144:ef7eb2e8f9f7 681
<> 144:ef7eb2e8f9f7 682 /* Clear the Tamper Flag */
<> 144:ef7eb2e8f9f7 683 __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc,RTC_FLAG_TAMP1F);
<> 144:ef7eb2e8f9f7 684
<> 144:ef7eb2e8f9f7 685 /* Change RTC state */
<> 144:ef7eb2e8f9f7 686 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 687
<> 144:ef7eb2e8f9f7 688 return HAL_OK;
<> 144:ef7eb2e8f9f7 689 }
<> 144:ef7eb2e8f9f7 690
<> 144:ef7eb2e8f9f7 691 /**
<> 144:ef7eb2e8f9f7 692 * @brief This function handles Tamper2 Polling.
<> 144:ef7eb2e8f9f7 693 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 694 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 695 * @param Timeout: Timeout duration
<> 144:ef7eb2e8f9f7 696 * @retval HAL status
<> 144:ef7eb2e8f9f7 697 */
<> 144:ef7eb2e8f9f7 698 HAL_StatusTypeDef HAL_RTCEx_PollForTamper2Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout)
<> 144:ef7eb2e8f9f7 699 {
<> 144:ef7eb2e8f9f7 700 uint32_t tickstart = 0U;
<> 144:ef7eb2e8f9f7 701
<> 144:ef7eb2e8f9f7 702 /* Get tick */
<> 144:ef7eb2e8f9f7 703 tickstart = HAL_GetTick();
<> 144:ef7eb2e8f9f7 704
<> 144:ef7eb2e8f9f7 705 /* Get the status of the Interrupt */
<> 144:ef7eb2e8f9f7 706 while(__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP2F) == RESET)
<> 144:ef7eb2e8f9f7 707 {
<> 144:ef7eb2e8f9f7 708 if(Timeout != HAL_MAX_DELAY)
<> 144:ef7eb2e8f9f7 709 {
<> 144:ef7eb2e8f9f7 710 if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
<> 144:ef7eb2e8f9f7 711 {
<> 144:ef7eb2e8f9f7 712 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 713 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 714 }
<> 144:ef7eb2e8f9f7 715 }
<> 144:ef7eb2e8f9f7 716 }
<> 144:ef7eb2e8f9f7 717
<> 144:ef7eb2e8f9f7 718 /* Clear the Tamper Flag */
<> 144:ef7eb2e8f9f7 719 __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc,RTC_FLAG_TAMP2F);
<> 144:ef7eb2e8f9f7 720
<> 144:ef7eb2e8f9f7 721 /* Change RTC state */
<> 144:ef7eb2e8f9f7 722 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 723
<> 144:ef7eb2e8f9f7 724 return HAL_OK;
<> 144:ef7eb2e8f9f7 725 }
<> 144:ef7eb2e8f9f7 726
<> 144:ef7eb2e8f9f7 727 /**
<> 144:ef7eb2e8f9f7 728 * @}
<> 144:ef7eb2e8f9f7 729 */
<> 144:ef7eb2e8f9f7 730
<> 144:ef7eb2e8f9f7 731 /** @defgroup RTCEx_Exported_Functions_Group2 RTC Wake-up functions
<> 144:ef7eb2e8f9f7 732 * @brief RTC Wake-up functions
<> 144:ef7eb2e8f9f7 733 *
<> 144:ef7eb2e8f9f7 734 @verbatim
<> 144:ef7eb2e8f9f7 735 ===============================================================================
<> 144:ef7eb2e8f9f7 736 ##### RTC Wake-up functions #####
<> 144:ef7eb2e8f9f7 737 ===============================================================================
<> 144:ef7eb2e8f9f7 738
<> 144:ef7eb2e8f9f7 739 [..] This section provides functions allowing to configure Wake-up feature
<> 144:ef7eb2e8f9f7 740
<> 144:ef7eb2e8f9f7 741 @endverbatim
<> 144:ef7eb2e8f9f7 742 * @{
<> 144:ef7eb2e8f9f7 743 */
<> 144:ef7eb2e8f9f7 744
<> 144:ef7eb2e8f9f7 745 /**
<> 144:ef7eb2e8f9f7 746 * @brief Sets wake up timer.
<> 144:ef7eb2e8f9f7 747 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 748 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 749 * @param WakeUpCounter: Wake up counter
<> 144:ef7eb2e8f9f7 750 * @param WakeUpClock: Wake up clock
<> 144:ef7eb2e8f9f7 751 * @retval HAL status
<> 144:ef7eb2e8f9f7 752 */
<> 144:ef7eb2e8f9f7 753 HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
<> 144:ef7eb2e8f9f7 754 {
<> 144:ef7eb2e8f9f7 755 uint32_t tickstart = 0U;
<> 144:ef7eb2e8f9f7 756
<> 144:ef7eb2e8f9f7 757 /* Check the parameters */
<> 144:ef7eb2e8f9f7 758 assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
<> 144:ef7eb2e8f9f7 759 assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
<> 144:ef7eb2e8f9f7 760
<> 144:ef7eb2e8f9f7 761 /* Process Locked */
<> 144:ef7eb2e8f9f7 762 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 763
<> 144:ef7eb2e8f9f7 764 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 765
<> 144:ef7eb2e8f9f7 766 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 767 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 768
<> 144:ef7eb2e8f9f7 769 /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
<> 144:ef7eb2e8f9f7 770 if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
<> 144:ef7eb2e8f9f7 771 {
<> 144:ef7eb2e8f9f7 772 tickstart = HAL_GetTick();
<> 144:ef7eb2e8f9f7 773
<> 144:ef7eb2e8f9f7 774 /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
<> 144:ef7eb2e8f9f7 775 while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET)
<> 144:ef7eb2e8f9f7 776 {
<> 144:ef7eb2e8f9f7 777 if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
<> 144:ef7eb2e8f9f7 778 {
<> 144:ef7eb2e8f9f7 779 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 780 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 781
<> 144:ef7eb2e8f9f7 782 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 783
<> 144:ef7eb2e8f9f7 784 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 785 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 786
<> 144:ef7eb2e8f9f7 787 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 788 }
<> 144:ef7eb2e8f9f7 789 }
<> 144:ef7eb2e8f9f7 790 }
<> 144:ef7eb2e8f9f7 791
<> 144:ef7eb2e8f9f7 792 __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 793
<> 144:ef7eb2e8f9f7 794 tickstart = HAL_GetTick();
<> 144:ef7eb2e8f9f7 795
<> 144:ef7eb2e8f9f7 796 /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
<> 144:ef7eb2e8f9f7 797 while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
<> 144:ef7eb2e8f9f7 798 {
<> 144:ef7eb2e8f9f7 799 if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
<> 144:ef7eb2e8f9f7 800 {
<> 144:ef7eb2e8f9f7 801 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 802 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 803
<> 144:ef7eb2e8f9f7 804 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 805
<> 144:ef7eb2e8f9f7 806 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 807 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 808
<> 144:ef7eb2e8f9f7 809 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 810 }
<> 144:ef7eb2e8f9f7 811 }
<> 144:ef7eb2e8f9f7 812
<> 144:ef7eb2e8f9f7 813 /* Clear the Wake-up Timer clock source bits in CR register */
<> 144:ef7eb2e8f9f7 814 hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
<> 144:ef7eb2e8f9f7 815
<> 144:ef7eb2e8f9f7 816 /* Configure the clock source */
<> 144:ef7eb2e8f9f7 817 hrtc->Instance->CR |= (uint32_t)WakeUpClock;
<> 144:ef7eb2e8f9f7 818
<> 144:ef7eb2e8f9f7 819 /* Configure the Wake-up Timer counter */
<> 144:ef7eb2e8f9f7 820 hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
<> 144:ef7eb2e8f9f7 821
<> 144:ef7eb2e8f9f7 822 /* Enable the Wake-up Timer */
<> 144:ef7eb2e8f9f7 823 __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 824
<> 144:ef7eb2e8f9f7 825 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 826 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 827
<> 144:ef7eb2e8f9f7 828 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 829
<> 144:ef7eb2e8f9f7 830 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 831 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 832
<> 144:ef7eb2e8f9f7 833 return HAL_OK;
<> 144:ef7eb2e8f9f7 834 }
<> 144:ef7eb2e8f9f7 835
<> 144:ef7eb2e8f9f7 836 /**
<> 144:ef7eb2e8f9f7 837 * @brief Sets wake up timer with interrupt
<> 144:ef7eb2e8f9f7 838 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 839 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 840 * @param WakeUpCounter: Wake up counter
<> 144:ef7eb2e8f9f7 841 * @param WakeUpClock: Wake up clock
<> 144:ef7eb2e8f9f7 842 * @retval HAL status
<> 144:ef7eb2e8f9f7 843 */
<> 144:ef7eb2e8f9f7 844 HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
<> 144:ef7eb2e8f9f7 845 {
<> 144:ef7eb2e8f9f7 846 __IO uint32_t count;
<> 144:ef7eb2e8f9f7 847
<> 144:ef7eb2e8f9f7 848 /* Check the parameters */
<> 144:ef7eb2e8f9f7 849 assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
<> 144:ef7eb2e8f9f7 850 assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
<> 144:ef7eb2e8f9f7 851
<> 144:ef7eb2e8f9f7 852 /* Process Locked */
<> 144:ef7eb2e8f9f7 853 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 854
<> 144:ef7eb2e8f9f7 855 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 856
<> 144:ef7eb2e8f9f7 857 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 858 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 859
<> 144:ef7eb2e8f9f7 860 /* Check RTC WUTWF flag is reset only when wake up timer enabled */
<> 144:ef7eb2e8f9f7 861 if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
<> 144:ef7eb2e8f9f7 862 {
<> 144:ef7eb2e8f9f7 863 /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
<> 144:ef7eb2e8f9f7 864 count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
<> 144:ef7eb2e8f9f7 865 do
<> 144:ef7eb2e8f9f7 866 {
<> 144:ef7eb2e8f9f7 867 if(count-- == 0U)
<> 144:ef7eb2e8f9f7 868 {
<> 144:ef7eb2e8f9f7 869 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 870 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 871
<> 144:ef7eb2e8f9f7 872 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 873
<> 144:ef7eb2e8f9f7 874 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 875 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 876
<> 144:ef7eb2e8f9f7 877 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 878 }
<> 144:ef7eb2e8f9f7 879 }
<> 144:ef7eb2e8f9f7 880 while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
<> 144:ef7eb2e8f9f7 881 }
<> 144:ef7eb2e8f9f7 882
<> 144:ef7eb2e8f9f7 883 __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 884
<> 144:ef7eb2e8f9f7 885 /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
<> 144:ef7eb2e8f9f7 886 count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
<> 144:ef7eb2e8f9f7 887 do
<> 144:ef7eb2e8f9f7 888 {
<> 144:ef7eb2e8f9f7 889 if(count-- == 0U)
<> 144:ef7eb2e8f9f7 890 {
<> 144:ef7eb2e8f9f7 891 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 892 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 893
<> 144:ef7eb2e8f9f7 894 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 895
<> 144:ef7eb2e8f9f7 896 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 897 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 898
<> 144:ef7eb2e8f9f7 899 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 900 }
<> 144:ef7eb2e8f9f7 901 }
<> 144:ef7eb2e8f9f7 902 while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
<> 144:ef7eb2e8f9f7 903
<> 144:ef7eb2e8f9f7 904 /* Configure the Wake-up Timer counter */
<> 144:ef7eb2e8f9f7 905 hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
<> 144:ef7eb2e8f9f7 906
<> 144:ef7eb2e8f9f7 907 /* Clear the Wake-up Timer clock source bits in CR register */
<> 144:ef7eb2e8f9f7 908 hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
<> 144:ef7eb2e8f9f7 909
<> 144:ef7eb2e8f9f7 910 /* Configure the clock source */
<> 144:ef7eb2e8f9f7 911 hrtc->Instance->CR |= (uint32_t)WakeUpClock;
<> 144:ef7eb2e8f9f7 912
<> 144:ef7eb2e8f9f7 913 /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
<> 144:ef7eb2e8f9f7 914 __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
<> 144:ef7eb2e8f9f7 915
<> 144:ef7eb2e8f9f7 916 EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
<> 144:ef7eb2e8f9f7 917
<> 144:ef7eb2e8f9f7 918 /* Clear RTC Wake Up timer Flag */
<> 144:ef7eb2e8f9f7 919 __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
<> 144:ef7eb2e8f9f7 920
<> 144:ef7eb2e8f9f7 921 /* Configure the Interrupt in the RTC_CR register */
<> 144:ef7eb2e8f9f7 922 __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
<> 144:ef7eb2e8f9f7 923
<> 144:ef7eb2e8f9f7 924 /* Enable the Wake-up Timer */
<> 144:ef7eb2e8f9f7 925 __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 926
<> 144:ef7eb2e8f9f7 927 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 928 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 929
<> 144:ef7eb2e8f9f7 930 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 931
<> 144:ef7eb2e8f9f7 932 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 933 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 934
<> 144:ef7eb2e8f9f7 935 return HAL_OK;
<> 144:ef7eb2e8f9f7 936 }
<> 144:ef7eb2e8f9f7 937
<> 144:ef7eb2e8f9f7 938 /**
<> 144:ef7eb2e8f9f7 939 * @brief Deactivates wake up timer counter.
<> 144:ef7eb2e8f9f7 940 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 941 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 942 * @retval HAL status
<> 144:ef7eb2e8f9f7 943 */
<> 144:ef7eb2e8f9f7 944 uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
<> 144:ef7eb2e8f9f7 945 {
<> 144:ef7eb2e8f9f7 946 uint32_t tickstart = 0U;
<> 144:ef7eb2e8f9f7 947
<> 144:ef7eb2e8f9f7 948 /* Process Locked */
<> 144:ef7eb2e8f9f7 949 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 950
<> 144:ef7eb2e8f9f7 951 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 952
<> 144:ef7eb2e8f9f7 953 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 954 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 955
<> 144:ef7eb2e8f9f7 956 /* Disable the Wake-up Timer */
<> 144:ef7eb2e8f9f7 957 __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 958
<> 144:ef7eb2e8f9f7 959 /* In case of interrupt mode is used, the interrupt source must disabled */
<> 144:ef7eb2e8f9f7 960 __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
<> 144:ef7eb2e8f9f7 961
<> 144:ef7eb2e8f9f7 962 /* Get tick */
<> 144:ef7eb2e8f9f7 963 tickstart = HAL_GetTick();
<> 144:ef7eb2e8f9f7 964
<> 144:ef7eb2e8f9f7 965 /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
<> 144:ef7eb2e8f9f7 966 while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
<> 144:ef7eb2e8f9f7 967 {
<> 144:ef7eb2e8f9f7 968 if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
<> 144:ef7eb2e8f9f7 969 {
<> 144:ef7eb2e8f9f7 970 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 971 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 972
<> 144:ef7eb2e8f9f7 973 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 974
<> 144:ef7eb2e8f9f7 975 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 976 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 977
<> 144:ef7eb2e8f9f7 978 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 979 }
<> 144:ef7eb2e8f9f7 980 }
<> 144:ef7eb2e8f9f7 981
<> 144:ef7eb2e8f9f7 982 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 983 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 984
<> 144:ef7eb2e8f9f7 985 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 986
<> 144:ef7eb2e8f9f7 987 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 988 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 989
<> 144:ef7eb2e8f9f7 990 return HAL_OK;
<> 144:ef7eb2e8f9f7 991 }
<> 144:ef7eb2e8f9f7 992
<> 144:ef7eb2e8f9f7 993 /**
<> 144:ef7eb2e8f9f7 994 * @brief Gets wake up timer counter.
<> 144:ef7eb2e8f9f7 995 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 996 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 997 * @retval Counter value
<> 144:ef7eb2e8f9f7 998 */
<> 144:ef7eb2e8f9f7 999 uint32_t HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc)
<> 144:ef7eb2e8f9f7 1000 {
<> 144:ef7eb2e8f9f7 1001 /* Get the counter value */
<> 144:ef7eb2e8f9f7 1002 return ((uint32_t)(hrtc->Instance->WUTR & RTC_WUTR_WUT));
<> 144:ef7eb2e8f9f7 1003 }
<> 144:ef7eb2e8f9f7 1004
<> 144:ef7eb2e8f9f7 1005 /**
<> 144:ef7eb2e8f9f7 1006 * @brief This function handles Wake Up Timer interrupt request.
<> 144:ef7eb2e8f9f7 1007 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1008 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1009 * @retval None
<> 144:ef7eb2e8f9f7 1010 */
<> 144:ef7eb2e8f9f7 1011 void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
<> 144:ef7eb2e8f9f7 1012 {
<> 144:ef7eb2e8f9f7 1013 if(__HAL_RTC_WAKEUPTIMER_GET_IT(hrtc, RTC_IT_WUT))
<> 144:ef7eb2e8f9f7 1014 {
<> 144:ef7eb2e8f9f7 1015 /* Get the status of the Interrupt */
<> 144:ef7eb2e8f9f7 1016 if((uint32_t)(hrtc->Instance->CR & RTC_IT_WUT) != (uint32_t)RESET)
<> 144:ef7eb2e8f9f7 1017 {
<> 144:ef7eb2e8f9f7 1018 /* WAKEUPTIMER callback */
<> 144:ef7eb2e8f9f7 1019 HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
<> 144:ef7eb2e8f9f7 1020
<> 144:ef7eb2e8f9f7 1021 /* Clear the WAKEUPTIMER interrupt pending bit */
<> 144:ef7eb2e8f9f7 1022 __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
<> 144:ef7eb2e8f9f7 1023 }
<> 144:ef7eb2e8f9f7 1024 }
<> 144:ef7eb2e8f9f7 1025
<> 144:ef7eb2e8f9f7 1026 /* Clear the EXTI's line Flag for RTC WakeUpTimer */
<> 144:ef7eb2e8f9f7 1027 __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
<> 144:ef7eb2e8f9f7 1028
<> 144:ef7eb2e8f9f7 1029 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1030 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1031 }
<> 144:ef7eb2e8f9f7 1032
<> 144:ef7eb2e8f9f7 1033 /**
<> 144:ef7eb2e8f9f7 1034 * @brief Wake Up Timer callback.
<> 144:ef7eb2e8f9f7 1035 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1036 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1037 * @retval None
<> 144:ef7eb2e8f9f7 1038 */
<> 144:ef7eb2e8f9f7 1039 __weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
<> 144:ef7eb2e8f9f7 1040 {
<> 144:ef7eb2e8f9f7 1041 /* Prevent unused argument(s) compilation warning */
<> 144:ef7eb2e8f9f7 1042 UNUSED(hrtc);
<> 144:ef7eb2e8f9f7 1043 /* NOTE : This function Should not be modified, when the callback is needed,
<> 144:ef7eb2e8f9f7 1044 the HAL_RTC_WakeUpTimerEventCallback could be implemented in the user file
<> 144:ef7eb2e8f9f7 1045 */
<> 144:ef7eb2e8f9f7 1046 }
<> 144:ef7eb2e8f9f7 1047
<> 144:ef7eb2e8f9f7 1048 /**
<> 144:ef7eb2e8f9f7 1049 * @brief This function handles Wake Up Timer Polling.
<> 144:ef7eb2e8f9f7 1050 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1051 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1052 * @param Timeout: Timeout duration
<> 144:ef7eb2e8f9f7 1053 * @retval HAL status
<> 144:ef7eb2e8f9f7 1054 */
<> 144:ef7eb2e8f9f7 1055 HAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)
<> 144:ef7eb2e8f9f7 1056 {
<> 144:ef7eb2e8f9f7 1057 uint32_t tickstart = 0U;
<> 144:ef7eb2e8f9f7 1058
<> 144:ef7eb2e8f9f7 1059 /* Get tick */
<> 144:ef7eb2e8f9f7 1060 tickstart = HAL_GetTick();
<> 144:ef7eb2e8f9f7 1061
<> 144:ef7eb2e8f9f7 1062 while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) == RESET)
<> 144:ef7eb2e8f9f7 1063 {
<> 144:ef7eb2e8f9f7 1064 if(Timeout != HAL_MAX_DELAY)
<> 144:ef7eb2e8f9f7 1065 {
<> 144:ef7eb2e8f9f7 1066 if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
<> 144:ef7eb2e8f9f7 1067 {
<> 144:ef7eb2e8f9f7 1068 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 1069
<> 144:ef7eb2e8f9f7 1070 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 1071 }
<> 144:ef7eb2e8f9f7 1072 }
<> 144:ef7eb2e8f9f7 1073 }
<> 144:ef7eb2e8f9f7 1074
<> 144:ef7eb2e8f9f7 1075 /* Clear the WAKEUPTIMER Flag */
<> 144:ef7eb2e8f9f7 1076 __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
<> 144:ef7eb2e8f9f7 1077
<> 144:ef7eb2e8f9f7 1078 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1079 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1080
<> 144:ef7eb2e8f9f7 1081 return HAL_OK;
<> 144:ef7eb2e8f9f7 1082 }
<> 144:ef7eb2e8f9f7 1083
<> 144:ef7eb2e8f9f7 1084 /**
<> 144:ef7eb2e8f9f7 1085 * @}
<> 144:ef7eb2e8f9f7 1086 */
<> 144:ef7eb2e8f9f7 1087
<> 144:ef7eb2e8f9f7 1088
<> 144:ef7eb2e8f9f7 1089 /** @defgroup RTCEx_Exported_Functions_Group3 Extension Peripheral Control functions
<> 144:ef7eb2e8f9f7 1090 * @brief Extension Peripheral Control functions
<> 144:ef7eb2e8f9f7 1091 *
<> 144:ef7eb2e8f9f7 1092 @verbatim
<> 144:ef7eb2e8f9f7 1093 ===============================================================================
<> 144:ef7eb2e8f9f7 1094 ##### Extension Peripheral Control functions #####
<> 144:ef7eb2e8f9f7 1095 ===============================================================================
<> 144:ef7eb2e8f9f7 1096 [..]
<> 144:ef7eb2e8f9f7 1097 This subsection provides functions allowing to
<> 144:ef7eb2e8f9f7 1098 (+) Write a data in a specified RTC Backup data register
<> 144:ef7eb2e8f9f7 1099 (+) Read a data in a specified RTC Backup data register
<> 144:ef7eb2e8f9f7 1100 (+) Set the Coarse calibration parameters.
<> 144:ef7eb2e8f9f7 1101 (+) Deactivate the Coarse calibration parameters
<> 144:ef7eb2e8f9f7 1102 (+) Set the Smooth calibration parameters.
<> 144:ef7eb2e8f9f7 1103 (+) Configure the Synchronization Shift Control Settings.
<> 144:ef7eb2e8f9f7 1104 (+) Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz).
<> 144:ef7eb2e8f9f7 1105 (+) Deactivate the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz).
<> 144:ef7eb2e8f9f7 1106 (+) Enable the RTC reference clock detection.
<> 144:ef7eb2e8f9f7 1107 (+) Disable the RTC reference clock detection.
<> 144:ef7eb2e8f9f7 1108 (+) Enable the Bypass Shadow feature.
<> 144:ef7eb2e8f9f7 1109 (+) Disable the Bypass Shadow feature.
<> 144:ef7eb2e8f9f7 1110
<> 144:ef7eb2e8f9f7 1111 @endverbatim
<> 144:ef7eb2e8f9f7 1112 * @{
<> 144:ef7eb2e8f9f7 1113 */
<> 144:ef7eb2e8f9f7 1114
<> 144:ef7eb2e8f9f7 1115 /**
<> 144:ef7eb2e8f9f7 1116 * @brief Writes a data in a specified RTC Backup data register.
<> 144:ef7eb2e8f9f7 1117 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1118 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1119 * @param BackupRegister: RTC Backup data Register number.
<> 144:ef7eb2e8f9f7 1120 * This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
<> 144:ef7eb2e8f9f7 1121 * specify the register.
<> 144:ef7eb2e8f9f7 1122 * @param Data: Data to be written in the specified RTC Backup data register.
<> 144:ef7eb2e8f9f7 1123 * @retval None
<> 144:ef7eb2e8f9f7 1124 */
<> 144:ef7eb2e8f9f7 1125 void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
<> 144:ef7eb2e8f9f7 1126 {
<> 144:ef7eb2e8f9f7 1127 uint32_t tmp = 0U;
<> 144:ef7eb2e8f9f7 1128
<> 144:ef7eb2e8f9f7 1129 /* Check the parameters */
<> 144:ef7eb2e8f9f7 1130 assert_param(IS_RTC_BKP(BackupRegister));
<> 144:ef7eb2e8f9f7 1131
<> 144:ef7eb2e8f9f7 1132 tmp = (uint32_t)&(hrtc->Instance->BKP0R);
<> 144:ef7eb2e8f9f7 1133 tmp += (BackupRegister * 4U);
<> 144:ef7eb2e8f9f7 1134
<> 144:ef7eb2e8f9f7 1135 /* Write the specified register */
<> 144:ef7eb2e8f9f7 1136 *(__IO uint32_t *)tmp = (uint32_t)Data;
<> 144:ef7eb2e8f9f7 1137 }
<> 144:ef7eb2e8f9f7 1138
<> 144:ef7eb2e8f9f7 1139 /**
<> 144:ef7eb2e8f9f7 1140 * @brief Reads data from the specified RTC Backup data Register.
<> 144:ef7eb2e8f9f7 1141 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1142 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1143 * @param BackupRegister: RTC Backup data Register number.
<> 144:ef7eb2e8f9f7 1144 * This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
<> 144:ef7eb2e8f9f7 1145 * specify the register.
<> 144:ef7eb2e8f9f7 1146 * @retval Read value
<> 144:ef7eb2e8f9f7 1147 */
<> 144:ef7eb2e8f9f7 1148 uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
<> 144:ef7eb2e8f9f7 1149 {
<> 144:ef7eb2e8f9f7 1150 uint32_t tmp = 0U;
<> 144:ef7eb2e8f9f7 1151
<> 144:ef7eb2e8f9f7 1152 /* Check the parameters */
<> 144:ef7eb2e8f9f7 1153 assert_param(IS_RTC_BKP(BackupRegister));
<> 144:ef7eb2e8f9f7 1154
<> 144:ef7eb2e8f9f7 1155 tmp = (uint32_t)&(hrtc->Instance->BKP0R);
<> 144:ef7eb2e8f9f7 1156 tmp += (BackupRegister * 4U);
<> 144:ef7eb2e8f9f7 1157
<> 144:ef7eb2e8f9f7 1158 /* Read the specified register */
<> 144:ef7eb2e8f9f7 1159 return (*(__IO uint32_t *)tmp);
<> 144:ef7eb2e8f9f7 1160 }
<> 144:ef7eb2e8f9f7 1161
<> 144:ef7eb2e8f9f7 1162 /**
<> 144:ef7eb2e8f9f7 1163 * @brief Sets the Coarse calibration parameters.
<> 144:ef7eb2e8f9f7 1164 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1165 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1166 * @param CalibSign: Specifies the sign of the coarse calibration value.
<> 144:ef7eb2e8f9f7 1167 * This parameter can be one of the following values :
<> 144:ef7eb2e8f9f7 1168 * @arg RTC_CALIBSIGN_POSITIVE: The value sign is positive
<> 144:ef7eb2e8f9f7 1169 * @arg RTC_CALIBSIGN_NEGATIVE: The value sign is negative
<> 144:ef7eb2e8f9f7 1170 * @param Value: value of coarse calibration expressed in ppm (coded on 5 bits).
<> 144:ef7eb2e8f9f7 1171 *
<> 144:ef7eb2e8f9f7 1172 * @note This Calibration value should be between 0 and 63 when using negative
<> 144:ef7eb2e8f9f7 1173 * sign with a 2-ppm step.
<> 144:ef7eb2e8f9f7 1174 *
<> 144:ef7eb2e8f9f7 1175 * @note This Calibration value should be between 0 and 126 when using positive
<> 144:ef7eb2e8f9f7 1176 * sign with a 4-ppm step.
<> 144:ef7eb2e8f9f7 1177 * @retval HAL status
<> 144:ef7eb2e8f9f7 1178 */
<> 144:ef7eb2e8f9f7 1179 HAL_StatusTypeDef HAL_RTCEx_SetCoarseCalib(RTC_HandleTypeDef* hrtc, uint32_t CalibSign, uint32_t Value)
<> 144:ef7eb2e8f9f7 1180 {
<> 144:ef7eb2e8f9f7 1181 /* Check the parameters */
<> 144:ef7eb2e8f9f7 1182 assert_param(IS_RTC_CALIB_SIGN(CalibSign));
<> 144:ef7eb2e8f9f7 1183 assert_param(IS_RTC_CALIB_VALUE(Value));
<> 144:ef7eb2e8f9f7 1184
<> 144:ef7eb2e8f9f7 1185 /* Process Locked */
<> 144:ef7eb2e8f9f7 1186 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 1187
<> 144:ef7eb2e8f9f7 1188 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 1189
<> 144:ef7eb2e8f9f7 1190 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1191 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1192
<> 144:ef7eb2e8f9f7 1193 /* Set Initialization mode */
<> 144:ef7eb2e8f9f7 1194 if(RTC_EnterInitMode(hrtc) != HAL_OK)
<> 144:ef7eb2e8f9f7 1195 {
<> 144:ef7eb2e8f9f7 1196 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1197 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1198
<> 144:ef7eb2e8f9f7 1199 /* Set RTC state*/
<> 144:ef7eb2e8f9f7 1200 hrtc->State = HAL_RTC_STATE_ERROR;
<> 144:ef7eb2e8f9f7 1201
<> 144:ef7eb2e8f9f7 1202 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1203 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1204
<> 144:ef7eb2e8f9f7 1205 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 1206 }
<> 144:ef7eb2e8f9f7 1207 else
<> 144:ef7eb2e8f9f7 1208 {
<> 144:ef7eb2e8f9f7 1209 /* Enable the Coarse Calibration */
<> 144:ef7eb2e8f9f7 1210 __HAL_RTC_COARSE_CALIB_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1211
<> 144:ef7eb2e8f9f7 1212 /* Set the coarse calibration value */
<> 144:ef7eb2e8f9f7 1213 hrtc->Instance->CALIBR = (uint32_t)(CalibSign|Value);
<> 144:ef7eb2e8f9f7 1214
<> 144:ef7eb2e8f9f7 1215 /* Exit Initialization mode */
<> 144:ef7eb2e8f9f7 1216 hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
<> 144:ef7eb2e8f9f7 1217 }
<> 144:ef7eb2e8f9f7 1218
<> 144:ef7eb2e8f9f7 1219 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1220 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1221
<> 144:ef7eb2e8f9f7 1222 /* Change state */
<> 144:ef7eb2e8f9f7 1223 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1224
<> 144:ef7eb2e8f9f7 1225 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1226 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1227
<> 144:ef7eb2e8f9f7 1228 return HAL_OK;
<> 144:ef7eb2e8f9f7 1229 }
<> 144:ef7eb2e8f9f7 1230
<> 144:ef7eb2e8f9f7 1231 /**
<> 144:ef7eb2e8f9f7 1232 * @brief Deactivates the Coarse calibration parameters.
<> 144:ef7eb2e8f9f7 1233 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1234 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1235 * @retval HAL status
<> 144:ef7eb2e8f9f7 1236 */
<> 144:ef7eb2e8f9f7 1237 HAL_StatusTypeDef HAL_RTCEx_DeactivateCoarseCalib(RTC_HandleTypeDef* hrtc)
<> 144:ef7eb2e8f9f7 1238 {
<> 144:ef7eb2e8f9f7 1239 /* Process Locked */
<> 144:ef7eb2e8f9f7 1240 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 1241
<> 144:ef7eb2e8f9f7 1242 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 1243
<> 144:ef7eb2e8f9f7 1244 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1245 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1246
<> 144:ef7eb2e8f9f7 1247 /* Set Initialization mode */
<> 144:ef7eb2e8f9f7 1248 if(RTC_EnterInitMode(hrtc) != HAL_OK)
<> 144:ef7eb2e8f9f7 1249 {
<> 144:ef7eb2e8f9f7 1250 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1251 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1252
<> 144:ef7eb2e8f9f7 1253 /* Set RTC state*/
<> 144:ef7eb2e8f9f7 1254 hrtc->State = HAL_RTC_STATE_ERROR;
<> 144:ef7eb2e8f9f7 1255
<> 144:ef7eb2e8f9f7 1256 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1257 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1258
<> 144:ef7eb2e8f9f7 1259 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 1260 }
<> 144:ef7eb2e8f9f7 1261 else
<> 144:ef7eb2e8f9f7 1262 {
<> 144:ef7eb2e8f9f7 1263 /* Enable the Coarse Calibration */
<> 144:ef7eb2e8f9f7 1264 __HAL_RTC_COARSE_CALIB_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1265
<> 144:ef7eb2e8f9f7 1266 /* Exit Initialization mode */
<> 144:ef7eb2e8f9f7 1267 hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
<> 144:ef7eb2e8f9f7 1268 }
<> 144:ef7eb2e8f9f7 1269
<> 144:ef7eb2e8f9f7 1270 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1271 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1272
<> 144:ef7eb2e8f9f7 1273 /* Change state */
<> 144:ef7eb2e8f9f7 1274 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1275
<> 144:ef7eb2e8f9f7 1276 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1277 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1278
<> 144:ef7eb2e8f9f7 1279 return HAL_OK;
<> 144:ef7eb2e8f9f7 1280 }
<> 144:ef7eb2e8f9f7 1281
<> 144:ef7eb2e8f9f7 1282 /**
<> 144:ef7eb2e8f9f7 1283 * @brief Sets the Smooth calibration parameters.
<> 144:ef7eb2e8f9f7 1284 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1285 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1286 * @param SmoothCalibPeriod: Select the Smooth Calibration Period.
<> 144:ef7eb2e8f9f7 1287 * This parameter can be can be one of the following values :
<> 144:ef7eb2e8f9f7 1288 * @arg RTC_SMOOTHCALIB_PERIOD_32SEC: The smooth calibration period is 32s.
<> 144:ef7eb2e8f9f7 1289 * @arg RTC_SMOOTHCALIB_PERIOD_16SEC: The smooth calibration period is 16s.
<> 144:ef7eb2e8f9f7 1290 * @arg RTC_SMOOTHCALIB_PERIOD_8SEC: The smooth calibration period is 8s.
<> 144:ef7eb2e8f9f7 1291 * @param SmoothCalibPlusPulses: Select to Set or reset the CALP bit.
<> 144:ef7eb2e8f9f7 1292 * This parameter can be one of the following values:
<> 144:ef7eb2e8f9f7 1293 * @arg RTC_SMOOTHCALIB_PLUSPULSES_SET: Add one RTCCLK pulse every 2*11 pulses.
<> 144:ef7eb2e8f9f7 1294 * @arg RTC_SMOOTHCALIB_PLUSPULSES_RESET: No RTCCLK pulses are added.
<> 144:ef7eb2e8f9f7 1295 * @param SmouthCalibMinusPulsesValue: Select the value of CALM[8:0] bits.
<> 144:ef7eb2e8f9f7 1296 * This parameter can be one any value from 0 to 0x000001FF.
<> 144:ef7eb2e8f9f7 1297 * @note To deactivate the smooth calibration, the field SmoothCalibPlusPulses
<> 144:ef7eb2e8f9f7 1298 * must be equal to SMOOTHCALIB_PLUSPULSES_RESET and the field
<> 144:ef7eb2e8f9f7 1299 * SmouthCalibMinusPulsesValue must be equal to 0.
<> 144:ef7eb2e8f9f7 1300 * @retval HAL status
<> 144:ef7eb2e8f9f7 1301 */
<> 144:ef7eb2e8f9f7 1302 HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmouthCalibMinusPulsesValue)
<> 144:ef7eb2e8f9f7 1303 {
<> 144:ef7eb2e8f9f7 1304 uint32_t tickstart = 0U;
<> 144:ef7eb2e8f9f7 1305
<> 144:ef7eb2e8f9f7 1306 /* Check the parameters */
<> 144:ef7eb2e8f9f7 1307 assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
<> 144:ef7eb2e8f9f7 1308 assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
<> 144:ef7eb2e8f9f7 1309 assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmouthCalibMinusPulsesValue));
<> 144:ef7eb2e8f9f7 1310
<> 144:ef7eb2e8f9f7 1311 /* Process Locked */
<> 144:ef7eb2e8f9f7 1312 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 1313
<> 144:ef7eb2e8f9f7 1314 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 1315
<> 144:ef7eb2e8f9f7 1316 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1317 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1318
<> 144:ef7eb2e8f9f7 1319 /* check if a calibration is pending*/
<> 144:ef7eb2e8f9f7 1320 if((hrtc->Instance->ISR & RTC_ISR_RECALPF) != RESET)
<> 144:ef7eb2e8f9f7 1321 {
<> 144:ef7eb2e8f9f7 1322 /* Get tick */
<> 144:ef7eb2e8f9f7 1323 tickstart = HAL_GetTick();
<> 144:ef7eb2e8f9f7 1324
<> 144:ef7eb2e8f9f7 1325 /* check if a calibration is pending*/
<> 144:ef7eb2e8f9f7 1326 while((hrtc->Instance->ISR & RTC_ISR_RECALPF) != RESET)
<> 144:ef7eb2e8f9f7 1327 {
<> 144:ef7eb2e8f9f7 1328 if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
<> 144:ef7eb2e8f9f7 1329 {
<> 144:ef7eb2e8f9f7 1330 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1331 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1332
<> 144:ef7eb2e8f9f7 1333 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1334 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 1335
<> 144:ef7eb2e8f9f7 1336 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1337 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1338
<> 144:ef7eb2e8f9f7 1339 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 1340 }
<> 144:ef7eb2e8f9f7 1341 }
<> 144:ef7eb2e8f9f7 1342 }
<> 144:ef7eb2e8f9f7 1343
<> 144:ef7eb2e8f9f7 1344 /* Configure the Smooth calibration settings */
<> 144:ef7eb2e8f9f7 1345 hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmouthCalibMinusPulsesValue);
<> 144:ef7eb2e8f9f7 1346
<> 144:ef7eb2e8f9f7 1347 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1348 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1349
<> 144:ef7eb2e8f9f7 1350 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1351 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1352
<> 144:ef7eb2e8f9f7 1353 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1354 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1355
<> 144:ef7eb2e8f9f7 1356 return HAL_OK;
<> 144:ef7eb2e8f9f7 1357 }
<> 144:ef7eb2e8f9f7 1358
<> 144:ef7eb2e8f9f7 1359 /**
<> 144:ef7eb2e8f9f7 1360 * @brief Configures the Synchronization Shift Control Settings.
<> 144:ef7eb2e8f9f7 1361 * @note When REFCKON is set, firmware must not write to Shift control register.
<> 144:ef7eb2e8f9f7 1362 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1363 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1364 * @param ShiftAdd1S: Select to add or not 1 second to the time calendar.
<> 144:ef7eb2e8f9f7 1365 * This parameter can be one of the following values :
<> 144:ef7eb2e8f9f7 1366 * @arg RTC_SHIFTADD1S_SET: Add one second to the clock calendar.
<> 144:ef7eb2e8f9f7 1367 * @arg RTC_SHIFTADD1S_RESET: No effect.
<> 144:ef7eb2e8f9f7 1368 * @param ShiftSubFS: Select the number of Second Fractions to substitute.
<> 144:ef7eb2e8f9f7 1369 * This parameter can be one any value from 0 to 0x7FFF.
<> 144:ef7eb2e8f9f7 1370 * @retval HAL status
<> 144:ef7eb2e8f9f7 1371 */
<> 144:ef7eb2e8f9f7 1372 HAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef* hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS)
<> 144:ef7eb2e8f9f7 1373 {
<> 144:ef7eb2e8f9f7 1374 uint32_t tickstart = 0U;
<> 144:ef7eb2e8f9f7 1375
<> 144:ef7eb2e8f9f7 1376 /* Check the parameters */
<> 144:ef7eb2e8f9f7 1377 assert_param(IS_RTC_SHIFT_ADD1S(ShiftAdd1S));
<> 144:ef7eb2e8f9f7 1378 assert_param(IS_RTC_SHIFT_SUBFS(ShiftSubFS));
<> 144:ef7eb2e8f9f7 1379
<> 144:ef7eb2e8f9f7 1380 /* Process Locked */
<> 144:ef7eb2e8f9f7 1381 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 1382
<> 144:ef7eb2e8f9f7 1383 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 1384
<> 144:ef7eb2e8f9f7 1385 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1386 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1387
<> 144:ef7eb2e8f9f7 1388 /* Get tick */
<> 144:ef7eb2e8f9f7 1389 tickstart = HAL_GetTick();
<> 144:ef7eb2e8f9f7 1390
<> 144:ef7eb2e8f9f7 1391 /* Wait until the shift is completed*/
<> 144:ef7eb2e8f9f7 1392 while((hrtc->Instance->ISR & RTC_ISR_SHPF) != RESET)
<> 144:ef7eb2e8f9f7 1393 {
<> 144:ef7eb2e8f9f7 1394 if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
<> 144:ef7eb2e8f9f7 1395 {
<> 144:ef7eb2e8f9f7 1396 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1397 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1398
<> 144:ef7eb2e8f9f7 1399 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 1400
<> 144:ef7eb2e8f9f7 1401 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1402 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1403
<> 144:ef7eb2e8f9f7 1404 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 1405 }
<> 144:ef7eb2e8f9f7 1406 }
<> 144:ef7eb2e8f9f7 1407
<> 144:ef7eb2e8f9f7 1408 /* Check if the reference clock detection is disabled */
<> 144:ef7eb2e8f9f7 1409 if((hrtc->Instance->CR & RTC_CR_REFCKON) == RESET)
<> 144:ef7eb2e8f9f7 1410 {
<> 144:ef7eb2e8f9f7 1411 /* Configure the Shift settings */
<> 144:ef7eb2e8f9f7 1412 hrtc->Instance->SHIFTR = (uint32_t)(uint32_t)(ShiftSubFS) | (uint32_t)(ShiftAdd1S);
<> 144:ef7eb2e8f9f7 1413
<> 144:ef7eb2e8f9f7 1414 /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
<> 144:ef7eb2e8f9f7 1415 if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
<> 144:ef7eb2e8f9f7 1416 {
<> 144:ef7eb2e8f9f7 1417 if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
<> 144:ef7eb2e8f9f7 1418 {
<> 144:ef7eb2e8f9f7 1419 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1420 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1421
<> 144:ef7eb2e8f9f7 1422 hrtc->State = HAL_RTC_STATE_ERROR;
<> 144:ef7eb2e8f9f7 1423
<> 144:ef7eb2e8f9f7 1424 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1425 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1426
<> 144:ef7eb2e8f9f7 1427 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 1428 }
<> 144:ef7eb2e8f9f7 1429 }
<> 144:ef7eb2e8f9f7 1430 }
<> 144:ef7eb2e8f9f7 1431 else
<> 144:ef7eb2e8f9f7 1432 {
<> 144:ef7eb2e8f9f7 1433 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1434 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1435
<> 144:ef7eb2e8f9f7 1436 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1437 hrtc->State = HAL_RTC_STATE_ERROR;
<> 144:ef7eb2e8f9f7 1438
<> 144:ef7eb2e8f9f7 1439 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1440 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1441
<> 144:ef7eb2e8f9f7 1442 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 1443 }
<> 144:ef7eb2e8f9f7 1444
<> 144:ef7eb2e8f9f7 1445 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1446 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1447
<> 144:ef7eb2e8f9f7 1448 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1449 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1450
<> 144:ef7eb2e8f9f7 1451 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1452 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1453
<> 144:ef7eb2e8f9f7 1454 return HAL_OK;
<> 144:ef7eb2e8f9f7 1455 }
<> 144:ef7eb2e8f9f7 1456
<> 144:ef7eb2e8f9f7 1457 /**
<> 144:ef7eb2e8f9f7 1458 * @brief Configures the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz).
<> 144:ef7eb2e8f9f7 1459 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1460 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1461 * @param CalibOutput: Select the Calibration output Selection .
<> 144:ef7eb2e8f9f7 1462 * This parameter can be one of the following values:
<> 144:ef7eb2e8f9f7 1463 * @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
<> 144:ef7eb2e8f9f7 1464 * @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
<> 144:ef7eb2e8f9f7 1465 * @retval HAL status
<> 144:ef7eb2e8f9f7 1466 */
<> 144:ef7eb2e8f9f7 1467 HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
<> 144:ef7eb2e8f9f7 1468 {
<> 144:ef7eb2e8f9f7 1469 /* Check the parameters */
<> 144:ef7eb2e8f9f7 1470 assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));
<> 144:ef7eb2e8f9f7 1471
<> 144:ef7eb2e8f9f7 1472 /* Process Locked */
<> 144:ef7eb2e8f9f7 1473 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 1474
<> 144:ef7eb2e8f9f7 1475 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 1476
<> 144:ef7eb2e8f9f7 1477 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1478 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1479
<> 144:ef7eb2e8f9f7 1480 /* Clear flags before config */
<> 144:ef7eb2e8f9f7 1481 hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
<> 144:ef7eb2e8f9f7 1482
<> 144:ef7eb2e8f9f7 1483 /* Configure the RTC_CR register */
<> 144:ef7eb2e8f9f7 1484 hrtc->Instance->CR |= (uint32_t)CalibOutput;
<> 144:ef7eb2e8f9f7 1485
<> 144:ef7eb2e8f9f7 1486 __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1487
<> 144:ef7eb2e8f9f7 1488 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1489 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1490
<> 144:ef7eb2e8f9f7 1491 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1492 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1493
<> 144:ef7eb2e8f9f7 1494 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1495 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1496
<> 144:ef7eb2e8f9f7 1497 return HAL_OK;
<> 144:ef7eb2e8f9f7 1498 }
<> 144:ef7eb2e8f9f7 1499
<> 144:ef7eb2e8f9f7 1500 /**
<> 144:ef7eb2e8f9f7 1501 * @brief Deactivates the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz).
<> 144:ef7eb2e8f9f7 1502 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1503 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1504 * @retval HAL status
<> 144:ef7eb2e8f9f7 1505 */
<> 144:ef7eb2e8f9f7 1506 HAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef* hrtc)
<> 144:ef7eb2e8f9f7 1507 {
<> 144:ef7eb2e8f9f7 1508 /* Process Locked */
<> 144:ef7eb2e8f9f7 1509 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 1510
<> 144:ef7eb2e8f9f7 1511 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 1512
<> 144:ef7eb2e8f9f7 1513 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1514 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1515
<> 144:ef7eb2e8f9f7 1516 __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1517
<> 144:ef7eb2e8f9f7 1518 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1519 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1520
<> 144:ef7eb2e8f9f7 1521 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1522 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1523
<> 144:ef7eb2e8f9f7 1524 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1525 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1526
<> 144:ef7eb2e8f9f7 1527 return HAL_OK;
<> 144:ef7eb2e8f9f7 1528 }
<> 144:ef7eb2e8f9f7 1529
<> 144:ef7eb2e8f9f7 1530 /**
<> 144:ef7eb2e8f9f7 1531 * @brief Enables the RTC reference clock detection.
<> 144:ef7eb2e8f9f7 1532 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1533 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1534 * @retval HAL status
<> 144:ef7eb2e8f9f7 1535 */
<> 144:ef7eb2e8f9f7 1536 HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef* hrtc)
<> 144:ef7eb2e8f9f7 1537 {
<> 144:ef7eb2e8f9f7 1538 /* Process Locked */
<> 144:ef7eb2e8f9f7 1539 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 1540
<> 144:ef7eb2e8f9f7 1541 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 1542
<> 144:ef7eb2e8f9f7 1543 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1544 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1545
<> 144:ef7eb2e8f9f7 1546 /* Set Initialization mode */
<> 144:ef7eb2e8f9f7 1547 if(RTC_EnterInitMode(hrtc) != HAL_OK)
<> 144:ef7eb2e8f9f7 1548 {
<> 144:ef7eb2e8f9f7 1549 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1550 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1551
<> 144:ef7eb2e8f9f7 1552 /* Set RTC state*/
<> 144:ef7eb2e8f9f7 1553 hrtc->State = HAL_RTC_STATE_ERROR;
<> 144:ef7eb2e8f9f7 1554
<> 144:ef7eb2e8f9f7 1555 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1556 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1557
<> 144:ef7eb2e8f9f7 1558 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 1559 }
<> 144:ef7eb2e8f9f7 1560 else
<> 144:ef7eb2e8f9f7 1561 {
<> 144:ef7eb2e8f9f7 1562 __HAL_RTC_CLOCKREF_DETECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1563
<> 144:ef7eb2e8f9f7 1564 /* Exit Initialization mode */
<> 144:ef7eb2e8f9f7 1565 hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
<> 144:ef7eb2e8f9f7 1566 }
<> 144:ef7eb2e8f9f7 1567
<> 144:ef7eb2e8f9f7 1568 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1569 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1570
<> 144:ef7eb2e8f9f7 1571 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1572 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1573
<> 144:ef7eb2e8f9f7 1574 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1575 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1576
<> 144:ef7eb2e8f9f7 1577 return HAL_OK;
<> 144:ef7eb2e8f9f7 1578 }
<> 144:ef7eb2e8f9f7 1579
<> 144:ef7eb2e8f9f7 1580 /**
<> 144:ef7eb2e8f9f7 1581 * @brief Disable the RTC reference clock detection.
<> 144:ef7eb2e8f9f7 1582 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1583 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1584 * @retval HAL status
<> 144:ef7eb2e8f9f7 1585 */
<> 144:ef7eb2e8f9f7 1586 HAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef* hrtc)
<> 144:ef7eb2e8f9f7 1587 {
<> 144:ef7eb2e8f9f7 1588 /* Process Locked */
<> 144:ef7eb2e8f9f7 1589 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 1590
<> 144:ef7eb2e8f9f7 1591 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 1592
<> 144:ef7eb2e8f9f7 1593 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1594 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1595
<> 144:ef7eb2e8f9f7 1596 /* Set Initialization mode */
<> 144:ef7eb2e8f9f7 1597 if(RTC_EnterInitMode(hrtc) != HAL_OK)
<> 144:ef7eb2e8f9f7 1598 {
<> 144:ef7eb2e8f9f7 1599 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1600 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1601
<> 144:ef7eb2e8f9f7 1602 /* Set RTC state*/
<> 144:ef7eb2e8f9f7 1603 hrtc->State = HAL_RTC_STATE_ERROR;
<> 144:ef7eb2e8f9f7 1604
<> 144:ef7eb2e8f9f7 1605 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1606 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1607
<> 144:ef7eb2e8f9f7 1608 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 1609 }
<> 144:ef7eb2e8f9f7 1610 else
<> 144:ef7eb2e8f9f7 1611 {
<> 144:ef7eb2e8f9f7 1612 __HAL_RTC_CLOCKREF_DETECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1613
<> 144:ef7eb2e8f9f7 1614 /* Exit Initialization mode */
<> 144:ef7eb2e8f9f7 1615 hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
<> 144:ef7eb2e8f9f7 1616 }
<> 144:ef7eb2e8f9f7 1617
<> 144:ef7eb2e8f9f7 1618 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1619 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1620
<> 144:ef7eb2e8f9f7 1621 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1622 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1623
<> 144:ef7eb2e8f9f7 1624 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1625 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1626
<> 144:ef7eb2e8f9f7 1627 return HAL_OK;
<> 144:ef7eb2e8f9f7 1628 }
<> 144:ef7eb2e8f9f7 1629
<> 144:ef7eb2e8f9f7 1630 /**
<> 144:ef7eb2e8f9f7 1631 * @brief Enables the Bypass Shadow feature.
<> 144:ef7eb2e8f9f7 1632 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1633 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1634 * @note When the Bypass Shadow is enabled the calendar value are taken
<> 144:ef7eb2e8f9f7 1635 * directly from the Calendar counter.
<> 144:ef7eb2e8f9f7 1636 * @retval HAL status
<> 144:ef7eb2e8f9f7 1637 */
<> 144:ef7eb2e8f9f7 1638 HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
<> 144:ef7eb2e8f9f7 1639 {
<> 144:ef7eb2e8f9f7 1640 /* Process Locked */
<> 144:ef7eb2e8f9f7 1641 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 1642
<> 144:ef7eb2e8f9f7 1643 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 1644
<> 144:ef7eb2e8f9f7 1645 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1646 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1647
<> 144:ef7eb2e8f9f7 1648 /* Set the BYPSHAD bit */
<> 144:ef7eb2e8f9f7 1649 hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
<> 144:ef7eb2e8f9f7 1650
<> 144:ef7eb2e8f9f7 1651 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1652 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1653
<> 144:ef7eb2e8f9f7 1654 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1655 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1656
<> 144:ef7eb2e8f9f7 1657 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1658 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1659
<> 144:ef7eb2e8f9f7 1660 return HAL_OK;
<> 144:ef7eb2e8f9f7 1661 }
<> 144:ef7eb2e8f9f7 1662
<> 144:ef7eb2e8f9f7 1663 /**
<> 144:ef7eb2e8f9f7 1664 * @brief Disables the Bypass Shadow feature.
<> 144:ef7eb2e8f9f7 1665 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1666 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1667 * @note When the Bypass Shadow is enabled the calendar value are taken
<> 144:ef7eb2e8f9f7 1668 * directly from the Calendar counter.
<> 144:ef7eb2e8f9f7 1669 * @retval HAL status
<> 144:ef7eb2e8f9f7 1670 */
<> 144:ef7eb2e8f9f7 1671 HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
<> 144:ef7eb2e8f9f7 1672 {
<> 144:ef7eb2e8f9f7 1673 /* Process Locked */
<> 144:ef7eb2e8f9f7 1674 __HAL_LOCK(hrtc);
<> 144:ef7eb2e8f9f7 1675
<> 144:ef7eb2e8f9f7 1676 hrtc->State = HAL_RTC_STATE_BUSY;
<> 144:ef7eb2e8f9f7 1677
<> 144:ef7eb2e8f9f7 1678 /* Disable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1679 __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
<> 144:ef7eb2e8f9f7 1680
<> 144:ef7eb2e8f9f7 1681 /* Reset the BYPSHAD bit */
<> 144:ef7eb2e8f9f7 1682 hrtc->Instance->CR &= (uint8_t)~RTC_CR_BYPSHAD;
<> 144:ef7eb2e8f9f7 1683
<> 144:ef7eb2e8f9f7 1684 /* Enable the write protection for RTC registers */
<> 144:ef7eb2e8f9f7 1685 __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
<> 144:ef7eb2e8f9f7 1686
<> 144:ef7eb2e8f9f7 1687 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1688 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1689
<> 144:ef7eb2e8f9f7 1690 /* Process Unlocked */
<> 144:ef7eb2e8f9f7 1691 __HAL_UNLOCK(hrtc);
<> 144:ef7eb2e8f9f7 1692
<> 144:ef7eb2e8f9f7 1693 return HAL_OK;
<> 144:ef7eb2e8f9f7 1694 }
<> 144:ef7eb2e8f9f7 1695
<> 144:ef7eb2e8f9f7 1696 /**
<> 144:ef7eb2e8f9f7 1697 * @}
<> 144:ef7eb2e8f9f7 1698 */
<> 144:ef7eb2e8f9f7 1699
<> 144:ef7eb2e8f9f7 1700 /** @defgroup RTCEx_Exported_Functions_Group4 Extended features functions
<> 144:ef7eb2e8f9f7 1701 * @brief Extended features functions
<> 144:ef7eb2e8f9f7 1702 *
<> 144:ef7eb2e8f9f7 1703 @verbatim
<> 144:ef7eb2e8f9f7 1704 ===============================================================================
<> 144:ef7eb2e8f9f7 1705 ##### Extended features functions #####
<> 144:ef7eb2e8f9f7 1706 ===============================================================================
<> 144:ef7eb2e8f9f7 1707 [..] This section provides functions allowing to:
<> 144:ef7eb2e8f9f7 1708 (+) RTC Alarm B callback
<> 144:ef7eb2e8f9f7 1709 (+) RTC Poll for Alarm B request
<> 144:ef7eb2e8f9f7 1710
<> 144:ef7eb2e8f9f7 1711 @endverbatim
<> 144:ef7eb2e8f9f7 1712 * @{
<> 144:ef7eb2e8f9f7 1713 */
<> 144:ef7eb2e8f9f7 1714
<> 144:ef7eb2e8f9f7 1715 /**
<> 144:ef7eb2e8f9f7 1716 * @brief Alarm B callback.
<> 144:ef7eb2e8f9f7 1717 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1718 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1719 * @retval None
<> 144:ef7eb2e8f9f7 1720 */
<> 144:ef7eb2e8f9f7 1721 __weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
<> 144:ef7eb2e8f9f7 1722 {
<> 144:ef7eb2e8f9f7 1723 /* Prevent unused argument(s) compilation warning */
<> 144:ef7eb2e8f9f7 1724 UNUSED(hrtc);
<> 144:ef7eb2e8f9f7 1725 /* NOTE : This function Should not be modified, when the callback is needed,
<> 144:ef7eb2e8f9f7 1726 the HAL_RTC_AlarmBEventCallback could be implemented in the user file
<> 144:ef7eb2e8f9f7 1727 */
<> 144:ef7eb2e8f9f7 1728 }
<> 144:ef7eb2e8f9f7 1729
<> 144:ef7eb2e8f9f7 1730 /**
<> 144:ef7eb2e8f9f7 1731 * @brief This function handles AlarmB Polling request.
<> 144:ef7eb2e8f9f7 1732 * @param hrtc: pointer to a RTC_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 1733 * the configuration information for RTC.
<> 144:ef7eb2e8f9f7 1734 * @param Timeout: Timeout duration
<> 144:ef7eb2e8f9f7 1735 * @retval HAL status
<> 144:ef7eb2e8f9f7 1736 */
<> 144:ef7eb2e8f9f7 1737 HAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)
<> 144:ef7eb2e8f9f7 1738 {
<> 144:ef7eb2e8f9f7 1739 uint32_t tickstart = 0U;
<> 144:ef7eb2e8f9f7 1740
<> 144:ef7eb2e8f9f7 1741 /* Get tick */
<> 144:ef7eb2e8f9f7 1742 tickstart = HAL_GetTick();
<> 144:ef7eb2e8f9f7 1743
<> 144:ef7eb2e8f9f7 1744 while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) == RESET)
<> 144:ef7eb2e8f9f7 1745 {
<> 144:ef7eb2e8f9f7 1746 if(Timeout != HAL_MAX_DELAY)
<> 144:ef7eb2e8f9f7 1747 {
<> 144:ef7eb2e8f9f7 1748 if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
<> 144:ef7eb2e8f9f7 1749 {
<> 144:ef7eb2e8f9f7 1750 hrtc->State = HAL_RTC_STATE_TIMEOUT;
<> 144:ef7eb2e8f9f7 1751 return HAL_TIMEOUT;
<> 144:ef7eb2e8f9f7 1752 }
<> 144:ef7eb2e8f9f7 1753 }
<> 144:ef7eb2e8f9f7 1754 }
<> 144:ef7eb2e8f9f7 1755
<> 144:ef7eb2e8f9f7 1756 /* Clear the Alarm Flag */
<> 144:ef7eb2e8f9f7 1757 __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
<> 144:ef7eb2e8f9f7 1758
<> 144:ef7eb2e8f9f7 1759 /* Change RTC state */
<> 144:ef7eb2e8f9f7 1760 hrtc->State = HAL_RTC_STATE_READY;
<> 144:ef7eb2e8f9f7 1761
<> 144:ef7eb2e8f9f7 1762 return HAL_OK;
<> 144:ef7eb2e8f9f7 1763 }
<> 144:ef7eb2e8f9f7 1764
<> 144:ef7eb2e8f9f7 1765 /**
<> 144:ef7eb2e8f9f7 1766 * @}
<> 144:ef7eb2e8f9f7 1767 */
<> 144:ef7eb2e8f9f7 1768
<> 144:ef7eb2e8f9f7 1769 /**
<> 144:ef7eb2e8f9f7 1770 * @}
<> 144:ef7eb2e8f9f7 1771 */
<> 144:ef7eb2e8f9f7 1772
<> 144:ef7eb2e8f9f7 1773 #endif /* HAL_RTC_MODULE_ENABLED */
<> 144:ef7eb2e8f9f7 1774 /**
<> 144:ef7eb2e8f9f7 1775 * @}
<> 144:ef7eb2e8f9f7 1776 */
<> 144:ef7eb2e8f9f7 1777
<> 144:ef7eb2e8f9f7 1778 /**
<> 144:ef7eb2e8f9f7 1779 * @}
<> 144:ef7eb2e8f9f7 1780 */
<> 144:ef7eb2e8f9f7 1781
<> 144:ef7eb2e8f9f7 1782 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/