mbed library sources. Supersedes mbed-src.
Dependents: Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more
targets/TARGET_STM/TARGET_STM32L1/device/stm32l1xx_hal_lcd.h@149:156823d33999, 2016-10-28 (annotated)
- Committer:
- <>
- Date:
- Fri Oct 28 11:17:30 2016 +0100
- Revision:
- 149:156823d33999
- Child:
- 184:08ed48f1de7f
This updates the lib to the mbed lib v128
NOTE: This release includes a restructuring of the file and directory locations and thus some
include paths in your code may need updating accordingly.
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
<> | 149:156823d33999 | 1 | /** |
<> | 149:156823d33999 | 2 | ****************************************************************************** |
<> | 149:156823d33999 | 3 | * @file stm32l1xx_hal_lcd.h |
<> | 149:156823d33999 | 4 | * @author MCD Application Team |
<> | 149:156823d33999 | 5 | * @version V1.2.0 |
<> | 149:156823d33999 | 6 | * @date 01-July-2016 |
<> | 149:156823d33999 | 7 | * @brief Header file of LCD Controller HAL module. |
<> | 149:156823d33999 | 8 | ****************************************************************************** |
<> | 149:156823d33999 | 9 | * @attention |
<> | 149:156823d33999 | 10 | * |
<> | 149:156823d33999 | 11 | * <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2> |
<> | 149:156823d33999 | 12 | * |
<> | 149:156823d33999 | 13 | * Redistribution and use in source and binary forms, with or without modification, |
<> | 149:156823d33999 | 14 | * are permitted provided that the following conditions are met: |
<> | 149:156823d33999 | 15 | * 1. Redistributions of source code must retain the above copyright notice, |
<> | 149:156823d33999 | 16 | * this list of conditions and the following disclaimer. |
<> | 149:156823d33999 | 17 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
<> | 149:156823d33999 | 18 | * this list of conditions and the following disclaimer in the documentation |
<> | 149:156823d33999 | 19 | * and/or other materials provided with the distribution. |
<> | 149:156823d33999 | 20 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
<> | 149:156823d33999 | 21 | * may be used to endorse or promote products derived from this software |
<> | 149:156823d33999 | 22 | * without specific prior written permission. |
<> | 149:156823d33999 | 23 | * |
<> | 149:156823d33999 | 24 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
<> | 149:156823d33999 | 25 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
<> | 149:156823d33999 | 26 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
<> | 149:156823d33999 | 27 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
<> | 149:156823d33999 | 28 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
<> | 149:156823d33999 | 29 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
<> | 149:156823d33999 | 30 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
<> | 149:156823d33999 | 31 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
<> | 149:156823d33999 | 32 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
<> | 149:156823d33999 | 33 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
<> | 149:156823d33999 | 34 | * |
<> | 149:156823d33999 | 35 | ****************************************************************************** |
<> | 149:156823d33999 | 36 | */ |
<> | 149:156823d33999 | 37 | |
<> | 149:156823d33999 | 38 | /* Define to prevent recursive inclusion -------------------------------------*/ |
<> | 149:156823d33999 | 39 | #ifndef __STM32L1xx_HAL_LCD_H |
<> | 149:156823d33999 | 40 | #define __STM32L1xx_HAL_LCD_H |
<> | 149:156823d33999 | 41 | |
<> | 149:156823d33999 | 42 | #ifdef __cplusplus |
<> | 149:156823d33999 | 43 | extern "C" { |
<> | 149:156823d33999 | 44 | #endif |
<> | 149:156823d33999 | 45 | |
<> | 149:156823d33999 | 46 | /** @addtogroup STM32L1xx_HAL_Driver |
<> | 149:156823d33999 | 47 | * @{ |
<> | 149:156823d33999 | 48 | */ |
<> | 149:156823d33999 | 49 | |
<> | 149:156823d33999 | 50 | #if defined (STM32L100xB) || defined (STM32L100xBA) || defined (STM32L100xC) ||\ |
<> | 149:156823d33999 | 51 | defined (STM32L152xB) || defined (STM32L152xBA) || defined (STM32L152xC) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L152xE) || defined (STM32L152xDX) ||\ |
<> | 149:156823d33999 | 52 | defined (STM32L162xC) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L162xE) || defined (STM32L162xDX) |
<> | 149:156823d33999 | 53 | |
<> | 149:156823d33999 | 54 | /* Includes ------------------------------------------------------------------*/ |
<> | 149:156823d33999 | 55 | #include "stm32l1xx_hal_def.h" |
<> | 149:156823d33999 | 56 | |
<> | 149:156823d33999 | 57 | /** @addtogroup LCD |
<> | 149:156823d33999 | 58 | * @{ |
<> | 149:156823d33999 | 59 | */ |
<> | 149:156823d33999 | 60 | |
<> | 149:156823d33999 | 61 | /* Exported types ------------------------------------------------------------*/ |
<> | 149:156823d33999 | 62 | |
<> | 149:156823d33999 | 63 | /** @defgroup LCD_Exported_Types LCD Exported Types |
<> | 149:156823d33999 | 64 | * @{ |
<> | 149:156823d33999 | 65 | */ |
<> | 149:156823d33999 | 66 | |
<> | 149:156823d33999 | 67 | /** |
<> | 149:156823d33999 | 68 | * @brief LCD Init structure definition |
<> | 149:156823d33999 | 69 | */ |
<> | 149:156823d33999 | 70 | |
<> | 149:156823d33999 | 71 | typedef struct |
<> | 149:156823d33999 | 72 | { |
<> | 149:156823d33999 | 73 | uint32_t Prescaler; /*!< Configures the LCD Prescaler. |
<> | 149:156823d33999 | 74 | This parameter can be one value of @ref LCD_Prescaler */ |
<> | 149:156823d33999 | 75 | uint32_t Divider; /*!< Configures the LCD Divider. |
<> | 149:156823d33999 | 76 | This parameter can be one value of @ref LCD_Divider */ |
<> | 149:156823d33999 | 77 | uint32_t Duty; /*!< Configures the LCD Duty. |
<> | 149:156823d33999 | 78 | This parameter can be one value of @ref LCD_Duty */ |
<> | 149:156823d33999 | 79 | uint32_t Bias; /*!< Configures the LCD Bias. |
<> | 149:156823d33999 | 80 | This parameter can be one value of @ref LCD_Bias */ |
<> | 149:156823d33999 | 81 | uint32_t VoltageSource; /*!< Selects the LCD Voltage source. |
<> | 149:156823d33999 | 82 | This parameter can be one value of @ref LCD_Voltage_Source */ |
<> | 149:156823d33999 | 83 | uint32_t Contrast; /*!< Configures the LCD Contrast. |
<> | 149:156823d33999 | 84 | This parameter can be one value of @ref LCD_Contrast */ |
<> | 149:156823d33999 | 85 | uint32_t DeadTime; /*!< Configures the LCD Dead Time. |
<> | 149:156823d33999 | 86 | This parameter can be one value of @ref LCD_DeadTime */ |
<> | 149:156823d33999 | 87 | uint32_t PulseOnDuration; /*!< Configures the LCD Pulse On Duration. |
<> | 149:156823d33999 | 88 | This parameter can be one value of @ref LCD_PulseOnDuration */ |
<> | 149:156823d33999 | 89 | uint32_t HighDrive; /*!< Configures the LCD High Drive. |
<> | 149:156823d33999 | 90 | This parameter can be one value of @ref LCD_HighDrive */ |
<> | 149:156823d33999 | 91 | uint32_t BlinkMode; /*!< Configures the LCD Blink Mode. |
<> | 149:156823d33999 | 92 | This parameter can be one value of @ref LCD_BlinkMode */ |
<> | 149:156823d33999 | 93 | uint32_t BlinkFrequency; /*!< Configures the LCD Blink frequency. |
<> | 149:156823d33999 | 94 | This parameter can be one value of @ref LCD_BlinkFrequency */ |
<> | 149:156823d33999 | 95 | uint32_t MuxSegment; /*!< Enable or disable mux segment. |
<> | 149:156823d33999 | 96 | This parameter can be set to ENABLE or DISABLE. */ |
<> | 149:156823d33999 | 97 | }LCD_InitTypeDef; |
<> | 149:156823d33999 | 98 | |
<> | 149:156823d33999 | 99 | /** |
<> | 149:156823d33999 | 100 | * @brief HAL LCD State structures definition |
<> | 149:156823d33999 | 101 | */ |
<> | 149:156823d33999 | 102 | typedef enum |
<> | 149:156823d33999 | 103 | { |
<> | 149:156823d33999 | 104 | HAL_LCD_STATE_RESET = 0x00, /*!< Peripheral is not yet Initialized */ |
<> | 149:156823d33999 | 105 | HAL_LCD_STATE_READY = 0x01, /*!< Peripheral Initialized and ready for use */ |
<> | 149:156823d33999 | 106 | HAL_LCD_STATE_BUSY = 0x02, /*!< an internal process is ongoing */ |
<> | 149:156823d33999 | 107 | HAL_LCD_STATE_TIMEOUT = 0x03, /*!< Timeout state */ |
<> | 149:156823d33999 | 108 | HAL_LCD_STATE_ERROR = 0x04 /*!< Error */ |
<> | 149:156823d33999 | 109 | }HAL_LCD_StateTypeDef; |
<> | 149:156823d33999 | 110 | |
<> | 149:156823d33999 | 111 | /** |
<> | 149:156823d33999 | 112 | * @brief UART handle Structure definition |
<> | 149:156823d33999 | 113 | */ |
<> | 149:156823d33999 | 114 | typedef struct |
<> | 149:156823d33999 | 115 | { |
<> | 149:156823d33999 | 116 | LCD_TypeDef *Instance; /* LCD registers base address */ |
<> | 149:156823d33999 | 117 | |
<> | 149:156823d33999 | 118 | LCD_InitTypeDef Init; /* LCD communication parameters */ |
<> | 149:156823d33999 | 119 | |
<> | 149:156823d33999 | 120 | HAL_LockTypeDef Lock; /* Locking object */ |
<> | 149:156823d33999 | 121 | |
<> | 149:156823d33999 | 122 | __IO HAL_LCD_StateTypeDef State; /* LCD communication state */ |
<> | 149:156823d33999 | 123 | |
<> | 149:156823d33999 | 124 | __IO uint32_t ErrorCode; /* LCD Error code */ |
<> | 149:156823d33999 | 125 | |
<> | 149:156823d33999 | 126 | }LCD_HandleTypeDef; |
<> | 149:156823d33999 | 127 | |
<> | 149:156823d33999 | 128 | /** |
<> | 149:156823d33999 | 129 | * @} |
<> | 149:156823d33999 | 130 | */ |
<> | 149:156823d33999 | 131 | |
<> | 149:156823d33999 | 132 | /* Exported constants --------------------------------------------------------*/ |
<> | 149:156823d33999 | 133 | |
<> | 149:156823d33999 | 134 | /** @defgroup LCD_Exported_Constants LCD Exported Constants |
<> | 149:156823d33999 | 135 | * @{ |
<> | 149:156823d33999 | 136 | */ |
<> | 149:156823d33999 | 137 | |
<> | 149:156823d33999 | 138 | /** @defgroup LCD_Error_Codes LCD Error Codes |
<> | 149:156823d33999 | 139 | * @{ |
<> | 149:156823d33999 | 140 | */ |
<> | 149:156823d33999 | 141 | |
<> | 149:156823d33999 | 142 | #define HAL_LCD_ERROR_NONE ((uint32_t)0x00) /*!< No error */ |
<> | 149:156823d33999 | 143 | #define HAL_LCD_ERROR_FCRSF ((uint32_t)0x01) /*!< Synchro flag timeout error */ |
<> | 149:156823d33999 | 144 | #define HAL_LCD_ERROR_UDR ((uint32_t)0x02) /*!< Update display request flag timeout error */ |
<> | 149:156823d33999 | 145 | #define HAL_LCD_ERROR_UDD ((uint32_t)0x04) /*!< Update display done flag timeout error */ |
<> | 149:156823d33999 | 146 | #define HAL_LCD_ERROR_ENS ((uint32_t)0x08) /*!< LCD enabled status flag timeout error */ |
<> | 149:156823d33999 | 147 | #define HAL_LCD_ERROR_RDY ((uint32_t)0x10) /*!< LCD Booster ready timeout error */ |
<> | 149:156823d33999 | 148 | |
<> | 149:156823d33999 | 149 | /** |
<> | 149:156823d33999 | 150 | * @} |
<> | 149:156823d33999 | 151 | */ |
<> | 149:156823d33999 | 152 | |
<> | 149:156823d33999 | 153 | /** @defgroup LCD_Prescaler LCD Prescaler |
<> | 149:156823d33999 | 154 | * @{ |
<> | 149:156823d33999 | 155 | */ |
<> | 149:156823d33999 | 156 | |
<> | 149:156823d33999 | 157 | #define LCD_PRESCALER_1 ((uint32_t)0x00000000) /*!< CLKPS = LCDCLK */ |
<> | 149:156823d33999 | 158 | #define LCD_PRESCALER_2 ((uint32_t)0x00400000) /*!< CLKPS = LCDCLK/2 */ |
<> | 149:156823d33999 | 159 | #define LCD_PRESCALER_4 ((uint32_t)0x00800000) /*!< CLKPS = LCDCLK/4 */ |
<> | 149:156823d33999 | 160 | #define LCD_PRESCALER_8 ((uint32_t)0x00C00000) /*!< CLKPS = LCDCLK/8 */ |
<> | 149:156823d33999 | 161 | #define LCD_PRESCALER_16 ((uint32_t)0x01000000) /*!< CLKPS = LCDCLK/16 */ |
<> | 149:156823d33999 | 162 | #define LCD_PRESCALER_32 ((uint32_t)0x01400000) /*!< CLKPS = LCDCLK/32 */ |
<> | 149:156823d33999 | 163 | #define LCD_PRESCALER_64 ((uint32_t)0x01800000) /*!< CLKPS = LCDCLK/64 */ |
<> | 149:156823d33999 | 164 | #define LCD_PRESCALER_128 ((uint32_t)0x01C00000) /*!< CLKPS = LCDCLK/128 */ |
<> | 149:156823d33999 | 165 | #define LCD_PRESCALER_256 ((uint32_t)0x02000000) /*!< CLKPS = LCDCLK/256 */ |
<> | 149:156823d33999 | 166 | #define LCD_PRESCALER_512 ((uint32_t)0x02400000) /*!< CLKPS = LCDCLK/512 */ |
<> | 149:156823d33999 | 167 | #define LCD_PRESCALER_1024 ((uint32_t)0x02800000) /*!< CLKPS = LCDCLK/1024 */ |
<> | 149:156823d33999 | 168 | #define LCD_PRESCALER_2048 ((uint32_t)0x02C00000) /*!< CLKPS = LCDCLK/2048 */ |
<> | 149:156823d33999 | 169 | #define LCD_PRESCALER_4096 ((uint32_t)0x03000000) /*!< CLKPS = LCDCLK/4096 */ |
<> | 149:156823d33999 | 170 | #define LCD_PRESCALER_8192 ((uint32_t)0x03400000) /*!< CLKPS = LCDCLK/8192 */ |
<> | 149:156823d33999 | 171 | #define LCD_PRESCALER_16384 ((uint32_t)0x03800000) /*!< CLKPS = LCDCLK/16384 */ |
<> | 149:156823d33999 | 172 | #define LCD_PRESCALER_32768 ((uint32_t)LCD_FCR_PS) /*!< CLKPS = LCDCLK/32768 */ |
<> | 149:156823d33999 | 173 | |
<> | 149:156823d33999 | 174 | #define IS_LCD_PRESCALER(__PRESCALER__) (((__PRESCALER__) == LCD_PRESCALER_1) || \ |
<> | 149:156823d33999 | 175 | ((__PRESCALER__) == LCD_PRESCALER_2) || \ |
<> | 149:156823d33999 | 176 | ((__PRESCALER__) == LCD_PRESCALER_4) || \ |
<> | 149:156823d33999 | 177 | ((__PRESCALER__) == LCD_PRESCALER_8) || \ |
<> | 149:156823d33999 | 178 | ((__PRESCALER__) == LCD_PRESCALER_16) || \ |
<> | 149:156823d33999 | 179 | ((__PRESCALER__) == LCD_PRESCALER_32) || \ |
<> | 149:156823d33999 | 180 | ((__PRESCALER__) == LCD_PRESCALER_64) || \ |
<> | 149:156823d33999 | 181 | ((__PRESCALER__) == LCD_PRESCALER_128) || \ |
<> | 149:156823d33999 | 182 | ((__PRESCALER__) == LCD_PRESCALER_256) || \ |
<> | 149:156823d33999 | 183 | ((__PRESCALER__) == LCD_PRESCALER_512) || \ |
<> | 149:156823d33999 | 184 | ((__PRESCALER__) == LCD_PRESCALER_1024) || \ |
<> | 149:156823d33999 | 185 | ((__PRESCALER__) == LCD_PRESCALER_2048) || \ |
<> | 149:156823d33999 | 186 | ((__PRESCALER__) == LCD_PRESCALER_4096) || \ |
<> | 149:156823d33999 | 187 | ((__PRESCALER__) == LCD_PRESCALER_8192) || \ |
<> | 149:156823d33999 | 188 | ((__PRESCALER__) == LCD_PRESCALER_16384) || \ |
<> | 149:156823d33999 | 189 | ((__PRESCALER__) == LCD_PRESCALER_32768)) |
<> | 149:156823d33999 | 190 | |
<> | 149:156823d33999 | 191 | /** |
<> | 149:156823d33999 | 192 | * @} |
<> | 149:156823d33999 | 193 | */ |
<> | 149:156823d33999 | 194 | |
<> | 149:156823d33999 | 195 | /** @defgroup LCD_Divider LCD Divider |
<> | 149:156823d33999 | 196 | * @{ |
<> | 149:156823d33999 | 197 | */ |
<> | 149:156823d33999 | 198 | |
<> | 149:156823d33999 | 199 | #define LCD_DIVIDER_16 ((uint32_t)0x00000000) /*!< LCD frequency = CLKPS/16 */ |
<> | 149:156823d33999 | 200 | #define LCD_DIVIDER_17 ((uint32_t)0x00040000) /*!< LCD frequency = CLKPS/17 */ |
<> | 149:156823d33999 | 201 | #define LCD_DIVIDER_18 ((uint32_t)0x00080000) /*!< LCD frequency = CLKPS/18 */ |
<> | 149:156823d33999 | 202 | #define LCD_DIVIDER_19 ((uint32_t)0x000C0000) /*!< LCD frequency = CLKPS/19 */ |
<> | 149:156823d33999 | 203 | #define LCD_DIVIDER_20 ((uint32_t)0x00100000) /*!< LCD frequency = CLKPS/20 */ |
<> | 149:156823d33999 | 204 | #define LCD_DIVIDER_21 ((uint32_t)0x00140000) /*!< LCD frequency = CLKPS/21 */ |
<> | 149:156823d33999 | 205 | #define LCD_DIVIDER_22 ((uint32_t)0x00180000) /*!< LCD frequency = CLKPS/22 */ |
<> | 149:156823d33999 | 206 | #define LCD_DIVIDER_23 ((uint32_t)0x001C0000) /*!< LCD frequency = CLKPS/23 */ |
<> | 149:156823d33999 | 207 | #define LCD_DIVIDER_24 ((uint32_t)0x00200000) /*!< LCD frequency = CLKPS/24 */ |
<> | 149:156823d33999 | 208 | #define LCD_DIVIDER_25 ((uint32_t)0x00240000) /*!< LCD frequency = CLKPS/25 */ |
<> | 149:156823d33999 | 209 | #define LCD_DIVIDER_26 ((uint32_t)0x00280000) /*!< LCD frequency = CLKPS/26 */ |
<> | 149:156823d33999 | 210 | #define LCD_DIVIDER_27 ((uint32_t)0x002C0000) /*!< LCD frequency = CLKPS/27 */ |
<> | 149:156823d33999 | 211 | #define LCD_DIVIDER_28 ((uint32_t)0x00300000) /*!< LCD frequency = CLKPS/28 */ |
<> | 149:156823d33999 | 212 | #define LCD_DIVIDER_29 ((uint32_t)0x00340000) /*!< LCD frequency = CLKPS/29 */ |
<> | 149:156823d33999 | 213 | #define LCD_DIVIDER_30 ((uint32_t)0x00380000) /*!< LCD frequency = CLKPS/30 */ |
<> | 149:156823d33999 | 214 | #define LCD_DIVIDER_31 ((uint32_t)LCD_FCR_DIV) /*!< LCD frequency = CLKPS/31 */ |
<> | 149:156823d33999 | 215 | |
<> | 149:156823d33999 | 216 | #define IS_LCD_DIVIDER(__DIVIDER__) (((__DIVIDER__) == LCD_DIVIDER_16) || \ |
<> | 149:156823d33999 | 217 | ((__DIVIDER__) == LCD_DIVIDER_17) || \ |
<> | 149:156823d33999 | 218 | ((__DIVIDER__) == LCD_DIVIDER_18) || \ |
<> | 149:156823d33999 | 219 | ((__DIVIDER__) == LCD_DIVIDER_19) || \ |
<> | 149:156823d33999 | 220 | ((__DIVIDER__) == LCD_DIVIDER_20) || \ |
<> | 149:156823d33999 | 221 | ((__DIVIDER__) == LCD_DIVIDER_21) || \ |
<> | 149:156823d33999 | 222 | ((__DIVIDER__) == LCD_DIVIDER_22) || \ |
<> | 149:156823d33999 | 223 | ((__DIVIDER__) == LCD_DIVIDER_23) || \ |
<> | 149:156823d33999 | 224 | ((__DIVIDER__) == LCD_DIVIDER_24) || \ |
<> | 149:156823d33999 | 225 | ((__DIVIDER__) == LCD_DIVIDER_25) || \ |
<> | 149:156823d33999 | 226 | ((__DIVIDER__) == LCD_DIVIDER_26) || \ |
<> | 149:156823d33999 | 227 | ((__DIVIDER__) == LCD_DIVIDER_27) || \ |
<> | 149:156823d33999 | 228 | ((__DIVIDER__) == LCD_DIVIDER_28) || \ |
<> | 149:156823d33999 | 229 | ((__DIVIDER__) == LCD_DIVIDER_29) || \ |
<> | 149:156823d33999 | 230 | ((__DIVIDER__) == LCD_DIVIDER_30) || \ |
<> | 149:156823d33999 | 231 | ((__DIVIDER__) == LCD_DIVIDER_31)) |
<> | 149:156823d33999 | 232 | |
<> | 149:156823d33999 | 233 | /** |
<> | 149:156823d33999 | 234 | * @} |
<> | 149:156823d33999 | 235 | */ |
<> | 149:156823d33999 | 236 | |
<> | 149:156823d33999 | 237 | |
<> | 149:156823d33999 | 238 | /** @defgroup LCD_Duty LCD Duty |
<> | 149:156823d33999 | 239 | * @{ |
<> | 149:156823d33999 | 240 | */ |
<> | 149:156823d33999 | 241 | |
<> | 149:156823d33999 | 242 | #define LCD_DUTY_STATIC ((uint32_t)0x00000000) /*!< Static duty */ |
<> | 149:156823d33999 | 243 | #define LCD_DUTY_1_2 (LCD_CR_DUTY_0) /*!< 1/2 duty */ |
<> | 149:156823d33999 | 244 | #define LCD_DUTY_1_3 (LCD_CR_DUTY_1) /*!< 1/3 duty */ |
<> | 149:156823d33999 | 245 | #define LCD_DUTY_1_4 ((LCD_CR_DUTY_1 | LCD_CR_DUTY_0)) /*!< 1/4 duty */ |
<> | 149:156823d33999 | 246 | #define LCD_DUTY_1_8 (LCD_CR_DUTY_2) /*!< 1/8 duty */ |
<> | 149:156823d33999 | 247 | |
<> | 149:156823d33999 | 248 | #define IS_LCD_DUTY(__DUTY__) (((__DUTY__) == LCD_DUTY_STATIC) || \ |
<> | 149:156823d33999 | 249 | ((__DUTY__) == LCD_DUTY_1_2) || \ |
<> | 149:156823d33999 | 250 | ((__DUTY__) == LCD_DUTY_1_3) || \ |
<> | 149:156823d33999 | 251 | ((__DUTY__) == LCD_DUTY_1_4) || \ |
<> | 149:156823d33999 | 252 | ((__DUTY__) == LCD_DUTY_1_8)) |
<> | 149:156823d33999 | 253 | |
<> | 149:156823d33999 | 254 | /** |
<> | 149:156823d33999 | 255 | * @} |
<> | 149:156823d33999 | 256 | */ |
<> | 149:156823d33999 | 257 | |
<> | 149:156823d33999 | 258 | |
<> | 149:156823d33999 | 259 | /** @defgroup LCD_Bias LCD Bias |
<> | 149:156823d33999 | 260 | * @{ |
<> | 149:156823d33999 | 261 | */ |
<> | 149:156823d33999 | 262 | |
<> | 149:156823d33999 | 263 | #define LCD_BIAS_1_4 ((uint32_t)0x00000000) /*!< 1/4 Bias */ |
<> | 149:156823d33999 | 264 | #define LCD_BIAS_1_2 LCD_CR_BIAS_0 /*!< 1/2 Bias */ |
<> | 149:156823d33999 | 265 | #define LCD_BIAS_1_3 LCD_CR_BIAS_1 /*!< 1/3 Bias */ |
<> | 149:156823d33999 | 266 | |
<> | 149:156823d33999 | 267 | #define IS_LCD_BIAS(__BIAS__) (((__BIAS__) == LCD_BIAS_1_4) || \ |
<> | 149:156823d33999 | 268 | ((__BIAS__) == LCD_BIAS_1_2) || \ |
<> | 149:156823d33999 | 269 | ((__BIAS__) == LCD_BIAS_1_3)) |
<> | 149:156823d33999 | 270 | /** |
<> | 149:156823d33999 | 271 | * @} |
<> | 149:156823d33999 | 272 | */ |
<> | 149:156823d33999 | 273 | |
<> | 149:156823d33999 | 274 | /** @defgroup LCD_Voltage_Source LCD Voltage Source |
<> | 149:156823d33999 | 275 | * @{ |
<> | 149:156823d33999 | 276 | */ |
<> | 149:156823d33999 | 277 | |
<> | 149:156823d33999 | 278 | #define LCD_VOLTAGESOURCE_INTERNAL ((uint32_t)0x00000000) /*!< Internal voltage source for the LCD */ |
<> | 149:156823d33999 | 279 | #define LCD_VOLTAGESOURCE_EXTERNAL LCD_CR_VSEL /*!< External voltage source for the LCD */ |
<> | 149:156823d33999 | 280 | |
<> | 149:156823d33999 | 281 | #define IS_LCD_VOLTAGE_SOURCE(SOURCE) (((SOURCE) == LCD_VOLTAGESOURCE_INTERNAL) || \ |
<> | 149:156823d33999 | 282 | ((SOURCE) == LCD_VOLTAGESOURCE_EXTERNAL)) |
<> | 149:156823d33999 | 283 | |
<> | 149:156823d33999 | 284 | /** |
<> | 149:156823d33999 | 285 | * @} |
<> | 149:156823d33999 | 286 | */ |
<> | 149:156823d33999 | 287 | |
<> | 149:156823d33999 | 288 | /** @defgroup LCD_Interrupts LCD Interrupts |
<> | 149:156823d33999 | 289 | * @{ |
<> | 149:156823d33999 | 290 | */ |
<> | 149:156823d33999 | 291 | #define LCD_IT_SOF LCD_FCR_SOFIE |
<> | 149:156823d33999 | 292 | #define LCD_IT_UDD LCD_FCR_UDDIE |
<> | 149:156823d33999 | 293 | |
<> | 149:156823d33999 | 294 | /** |
<> | 149:156823d33999 | 295 | * @} |
<> | 149:156823d33999 | 296 | */ |
<> | 149:156823d33999 | 297 | |
<> | 149:156823d33999 | 298 | /** @defgroup LCD_PulseOnDuration LCD Pulse On Duration |
<> | 149:156823d33999 | 299 | * @{ |
<> | 149:156823d33999 | 300 | */ |
<> | 149:156823d33999 | 301 | |
<> | 149:156823d33999 | 302 | #define LCD_PULSEONDURATION_0 ((uint32_t)0x00000000) /*!< Pulse ON duration = 0 pulse */ |
<> | 149:156823d33999 | 303 | #define LCD_PULSEONDURATION_1 (LCD_FCR_PON_0) /*!< Pulse ON duration = 1/CK_PS */ |
<> | 149:156823d33999 | 304 | #define LCD_PULSEONDURATION_2 (LCD_FCR_PON_1) /*!< Pulse ON duration = 2/CK_PS */ |
<> | 149:156823d33999 | 305 | #define LCD_PULSEONDURATION_3 (LCD_FCR_PON_1 | LCD_FCR_PON_0) /*!< Pulse ON duration = 3/CK_PS */ |
<> | 149:156823d33999 | 306 | #define LCD_PULSEONDURATION_4 (LCD_FCR_PON_2) /*!< Pulse ON duration = 4/CK_PS */ |
<> | 149:156823d33999 | 307 | #define LCD_PULSEONDURATION_5 (LCD_FCR_PON_2 | LCD_FCR_PON_0) /*!< Pulse ON duration = 5/CK_PS */ |
<> | 149:156823d33999 | 308 | #define LCD_PULSEONDURATION_6 (LCD_FCR_PON_2 | LCD_FCR_PON_1) /*!< Pulse ON duration = 6/CK_PS */ |
<> | 149:156823d33999 | 309 | #define LCD_PULSEONDURATION_7 (LCD_FCR_PON) /*!< Pulse ON duration = 7/CK_PS */ |
<> | 149:156823d33999 | 310 | |
<> | 149:156823d33999 | 311 | #define IS_LCD_PULSE_ON_DURATION(__DURATION__) (((__DURATION__) == LCD_PULSEONDURATION_0) || \ |
<> | 149:156823d33999 | 312 | ((__DURATION__) == LCD_PULSEONDURATION_1) || \ |
<> | 149:156823d33999 | 313 | ((__DURATION__) == LCD_PULSEONDURATION_2) || \ |
<> | 149:156823d33999 | 314 | ((__DURATION__) == LCD_PULSEONDURATION_3) || \ |
<> | 149:156823d33999 | 315 | ((__DURATION__) == LCD_PULSEONDURATION_4) || \ |
<> | 149:156823d33999 | 316 | ((__DURATION__) == LCD_PULSEONDURATION_5) || \ |
<> | 149:156823d33999 | 317 | ((__DURATION__) == LCD_PULSEONDURATION_6) || \ |
<> | 149:156823d33999 | 318 | ((__DURATION__) == LCD_PULSEONDURATION_7)) |
<> | 149:156823d33999 | 319 | /** |
<> | 149:156823d33999 | 320 | * @} |
<> | 149:156823d33999 | 321 | */ |
<> | 149:156823d33999 | 322 | |
<> | 149:156823d33999 | 323 | /** @defgroup LCD_HighDrive LCD HighDrive |
<> | 149:156823d33999 | 324 | * @{ |
<> | 149:156823d33999 | 325 | */ |
<> | 149:156823d33999 | 326 | |
<> | 149:156823d33999 | 327 | #define LCD_HIGHDRIVE_0 ((uint32_t)0x00000000) /*!< Low resistance Drive */ |
<> | 149:156823d33999 | 328 | #define LCD_HIGHDRIVE_1 (LCD_FCR_HD) /*!< High resistance Drive */ |
<> | 149:156823d33999 | 329 | |
<> | 149:156823d33999 | 330 | #define IS_LCD_HIGHDRIVE(__HIGHDRIVE__) (((__HIGHDRIVE__) == LCD_HIGHDRIVE_0) || \ |
<> | 149:156823d33999 | 331 | ((__HIGHDRIVE__) == LCD_HIGHDRIVE_1)) |
<> | 149:156823d33999 | 332 | /** |
<> | 149:156823d33999 | 333 | * @} |
<> | 149:156823d33999 | 334 | */ |
<> | 149:156823d33999 | 335 | |
<> | 149:156823d33999 | 336 | /** @defgroup LCD_DeadTime LCD Dead Time |
<> | 149:156823d33999 | 337 | * @{ |
<> | 149:156823d33999 | 338 | */ |
<> | 149:156823d33999 | 339 | |
<> | 149:156823d33999 | 340 | #define LCD_DEADTIME_0 ((uint32_t)0x00000000) /*!< No dead Time */ |
<> | 149:156823d33999 | 341 | #define LCD_DEADTIME_1 (LCD_FCR_DEAD_0) /*!< One Phase between different couple of Frame */ |
<> | 149:156823d33999 | 342 | #define LCD_DEADTIME_2 (LCD_FCR_DEAD_1) /*!< Two Phase between different couple of Frame */ |
<> | 149:156823d33999 | 343 | #define LCD_DEADTIME_3 (LCD_FCR_DEAD_1 | LCD_FCR_DEAD_0) /*!< Three Phase between different couple of Frame */ |
<> | 149:156823d33999 | 344 | #define LCD_DEADTIME_4 (LCD_FCR_DEAD_2) /*!< Four Phase between different couple of Frame */ |
<> | 149:156823d33999 | 345 | #define LCD_DEADTIME_5 (LCD_FCR_DEAD_2 | LCD_FCR_DEAD_0) /*!< Five Phase between different couple of Frame */ |
<> | 149:156823d33999 | 346 | #define LCD_DEADTIME_6 (LCD_FCR_DEAD_2 | LCD_FCR_DEAD_1) /*!< Six Phase between different couple of Frame */ |
<> | 149:156823d33999 | 347 | #define LCD_DEADTIME_7 (LCD_FCR_DEAD) /*!< Seven Phase between different couple of Frame */ |
<> | 149:156823d33999 | 348 | |
<> | 149:156823d33999 | 349 | #define IS_LCD_DEAD_TIME(__TIME__) (((__TIME__) == LCD_DEADTIME_0) || \ |
<> | 149:156823d33999 | 350 | ((__TIME__) == LCD_DEADTIME_1) || \ |
<> | 149:156823d33999 | 351 | ((__TIME__) == LCD_DEADTIME_2) || \ |
<> | 149:156823d33999 | 352 | ((__TIME__) == LCD_DEADTIME_3) || \ |
<> | 149:156823d33999 | 353 | ((__TIME__) == LCD_DEADTIME_4) || \ |
<> | 149:156823d33999 | 354 | ((__TIME__) == LCD_DEADTIME_5) || \ |
<> | 149:156823d33999 | 355 | ((__TIME__) == LCD_DEADTIME_6) || \ |
<> | 149:156823d33999 | 356 | ((__TIME__) == LCD_DEADTIME_7)) |
<> | 149:156823d33999 | 357 | /** |
<> | 149:156823d33999 | 358 | * @} |
<> | 149:156823d33999 | 359 | */ |
<> | 149:156823d33999 | 360 | |
<> | 149:156823d33999 | 361 | /** @defgroup LCD_BlinkMode LCD Blink Mode |
<> | 149:156823d33999 | 362 | * @{ |
<> | 149:156823d33999 | 363 | */ |
<> | 149:156823d33999 | 364 | |
<> | 149:156823d33999 | 365 | #define LCD_BLINKMODE_OFF ((uint32_t)0x00000000) /*!< Blink disabled */ |
<> | 149:156823d33999 | 366 | #define LCD_BLINKMODE_SEG0_COM0 (LCD_FCR_BLINK_0) /*!< Blink enabled on SEG[0], COM[0] (1 pixel) */ |
<> | 149:156823d33999 | 367 | #define LCD_BLINKMODE_SEG0_ALLCOM (LCD_FCR_BLINK_1) /*!< Blink enabled on SEG[0], all COM (up to |
<> | 149:156823d33999 | 368 | 8 pixels according to the programmed duty) */ |
<> | 149:156823d33999 | 369 | #define LCD_BLINKMODE_ALLSEG_ALLCOM (LCD_FCR_BLINK) /*!< Blink enabled on all SEG and all COM (all pixels) */ |
<> | 149:156823d33999 | 370 | |
<> | 149:156823d33999 | 371 | #define IS_LCD_BLINK_MODE(__MODE__) (((__MODE__) == LCD_BLINKMODE_OFF) || \ |
<> | 149:156823d33999 | 372 | ((__MODE__) == LCD_BLINKMODE_SEG0_COM0) || \ |
<> | 149:156823d33999 | 373 | ((__MODE__) == LCD_BLINKMODE_SEG0_ALLCOM) || \ |
<> | 149:156823d33999 | 374 | ((__MODE__) == LCD_BLINKMODE_ALLSEG_ALLCOM)) |
<> | 149:156823d33999 | 375 | /** |
<> | 149:156823d33999 | 376 | * @} |
<> | 149:156823d33999 | 377 | */ |
<> | 149:156823d33999 | 378 | |
<> | 149:156823d33999 | 379 | /** @defgroup LCD_BlinkFrequency LCD Blink Frequency |
<> | 149:156823d33999 | 380 | * @{ |
<> | 149:156823d33999 | 381 | */ |
<> | 149:156823d33999 | 382 | |
<> | 149:156823d33999 | 383 | #define LCD_BLINKFREQUENCY_DIV8 ((uint32_t)0x00000000) /*!< The Blink frequency = fLCD/8 */ |
<> | 149:156823d33999 | 384 | #define LCD_BLINKFREQUENCY_DIV16 (LCD_FCR_BLINKF_0) /*!< The Blink frequency = fLCD/16 */ |
<> | 149:156823d33999 | 385 | #define LCD_BLINKFREQUENCY_DIV32 (LCD_FCR_BLINKF_1) /*!< The Blink frequency = fLCD/32 */ |
<> | 149:156823d33999 | 386 | #define LCD_BLINKFREQUENCY_DIV64 (LCD_FCR_BLINKF_1 | LCD_FCR_BLINKF_0) /*!< The Blink frequency = fLCD/64 */ |
<> | 149:156823d33999 | 387 | #define LCD_BLINKFREQUENCY_DIV128 (LCD_FCR_BLINKF_2) /*!< The Blink frequency = fLCD/128 */ |
<> | 149:156823d33999 | 388 | #define LCD_BLINKFREQUENCY_DIV256 (LCD_FCR_BLINKF_2 |LCD_FCR_BLINKF_0) /*!< The Blink frequency = fLCD/256 */ |
<> | 149:156823d33999 | 389 | #define LCD_BLINKFREQUENCY_DIV512 (LCD_FCR_BLINKF_2 |LCD_FCR_BLINKF_1) /*!< The Blink frequency = fLCD/512 */ |
<> | 149:156823d33999 | 390 | #define LCD_BLINKFREQUENCY_DIV1024 (LCD_FCR_BLINKF) /*!< The Blink frequency = fLCD/1024 */ |
<> | 149:156823d33999 | 391 | |
<> | 149:156823d33999 | 392 | #define IS_LCD_BLINK_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV8) || \ |
<> | 149:156823d33999 | 393 | ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV16) || \ |
<> | 149:156823d33999 | 394 | ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV32) || \ |
<> | 149:156823d33999 | 395 | ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV64) || \ |
<> | 149:156823d33999 | 396 | ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV128) || \ |
<> | 149:156823d33999 | 397 | ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV256) || \ |
<> | 149:156823d33999 | 398 | ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV512) || \ |
<> | 149:156823d33999 | 399 | ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV1024)) |
<> | 149:156823d33999 | 400 | /** |
<> | 149:156823d33999 | 401 | * @} |
<> | 149:156823d33999 | 402 | */ |
<> | 149:156823d33999 | 403 | |
<> | 149:156823d33999 | 404 | /** @defgroup LCD_Contrast LCD Contrast |
<> | 149:156823d33999 | 405 | * @{ |
<> | 149:156823d33999 | 406 | */ |
<> | 149:156823d33999 | 407 | |
<> | 149:156823d33999 | 408 | #define LCD_CONTRASTLEVEL_0 ((uint32_t)0x00000000) /*!< Maximum Voltage = 2.60V */ |
<> | 149:156823d33999 | 409 | #define LCD_CONTRASTLEVEL_1 (LCD_FCR_CC_0) /*!< Maximum Voltage = 2.73V */ |
<> | 149:156823d33999 | 410 | #define LCD_CONTRASTLEVEL_2 (LCD_FCR_CC_1) /*!< Maximum Voltage = 2.86V */ |
<> | 149:156823d33999 | 411 | #define LCD_CONTRASTLEVEL_3 (LCD_FCR_CC_1 | LCD_FCR_CC_0) /*!< Maximum Voltage = 2.99V */ |
<> | 149:156823d33999 | 412 | #define LCD_CONTRASTLEVEL_4 (LCD_FCR_CC_2) /*!< Maximum Voltage = 3.12V */ |
<> | 149:156823d33999 | 413 | #define LCD_CONTRASTLEVEL_5 (LCD_FCR_CC_2 | LCD_FCR_CC_0) /*!< Maximum Voltage = 3.25V */ |
<> | 149:156823d33999 | 414 | #define LCD_CONTRASTLEVEL_6 (LCD_FCR_CC_2 | LCD_FCR_CC_1) /*!< Maximum Voltage = 3.38V */ |
<> | 149:156823d33999 | 415 | #define LCD_CONTRASTLEVEL_7 (LCD_FCR_CC) /*!< Maximum Voltage = 3.51V */ |
<> | 149:156823d33999 | 416 | |
<> | 149:156823d33999 | 417 | #define IS_LCD_CONTRAST(__CONTRAST__) (((__CONTRAST__) == LCD_CONTRASTLEVEL_0) || \ |
<> | 149:156823d33999 | 418 | ((__CONTRAST__) == LCD_CONTRASTLEVEL_1) || \ |
<> | 149:156823d33999 | 419 | ((__CONTRAST__) == LCD_CONTRASTLEVEL_2) || \ |
<> | 149:156823d33999 | 420 | ((__CONTRAST__) == LCD_CONTRASTLEVEL_3) || \ |
<> | 149:156823d33999 | 421 | ((__CONTRAST__) == LCD_CONTRASTLEVEL_4) || \ |
<> | 149:156823d33999 | 422 | ((__CONTRAST__) == LCD_CONTRASTLEVEL_5) || \ |
<> | 149:156823d33999 | 423 | ((__CONTRAST__) == LCD_CONTRASTLEVEL_6) || \ |
<> | 149:156823d33999 | 424 | ((__CONTRAST__) == LCD_CONTRASTLEVEL_7)) |
<> | 149:156823d33999 | 425 | /** |
<> | 149:156823d33999 | 426 | * @} |
<> | 149:156823d33999 | 427 | */ |
<> | 149:156823d33999 | 428 | |
<> | 149:156823d33999 | 429 | /** @defgroup LCD_MuxSegment LCD Mux Segment |
<> | 149:156823d33999 | 430 | * @{ |
<> | 149:156823d33999 | 431 | */ |
<> | 149:156823d33999 | 432 | |
<> | 149:156823d33999 | 433 | #define LCD_MUXSEGMENT_DISABLE ((uint32_t)0x00000000) /*!< SEG pin multiplexing disabled */ |
<> | 149:156823d33999 | 434 | #define LCD_MUXSEGMENT_ENABLE (LCD_CR_MUX_SEG) /*!< SEG[31:28] are multiplexed with SEG[43:40] */ |
<> | 149:156823d33999 | 435 | |
<> | 149:156823d33999 | 436 | #define IS_LCD_MUXSEGMENT(__VALUE__) (((__VALUE__) == LCD_MUXSEGMENT_ENABLE) || \ |
<> | 149:156823d33999 | 437 | ((__VALUE__) == LCD_MUXSEGMENT_DISABLE)) |
<> | 149:156823d33999 | 438 | /** |
<> | 149:156823d33999 | 439 | * @} |
<> | 149:156823d33999 | 440 | */ |
<> | 149:156823d33999 | 441 | |
<> | 149:156823d33999 | 442 | /** @defgroup LCD_Flag LCD Flag |
<> | 149:156823d33999 | 443 | * @{ |
<> | 149:156823d33999 | 444 | */ |
<> | 149:156823d33999 | 445 | |
<> | 149:156823d33999 | 446 | #define LCD_FLAG_ENS LCD_SR_ENS |
<> | 149:156823d33999 | 447 | #define LCD_FLAG_SOF LCD_SR_SOF |
<> | 149:156823d33999 | 448 | #define LCD_FLAG_UDR LCD_SR_UDR |
<> | 149:156823d33999 | 449 | #define LCD_FLAG_UDD LCD_SR_UDD |
<> | 149:156823d33999 | 450 | #define LCD_FLAG_RDY LCD_SR_RDY |
<> | 149:156823d33999 | 451 | #define LCD_FLAG_FCRSF LCD_SR_FCRSR |
<> | 149:156823d33999 | 452 | |
<> | 149:156823d33999 | 453 | /** |
<> | 149:156823d33999 | 454 | * @} |
<> | 149:156823d33999 | 455 | */ |
<> | 149:156823d33999 | 456 | |
<> | 149:156823d33999 | 457 | /** @defgroup LCD_RAMRegister LCD RAMRegister |
<> | 149:156823d33999 | 458 | * @{ |
<> | 149:156823d33999 | 459 | */ |
<> | 149:156823d33999 | 460 | |
<> | 149:156823d33999 | 461 | #define LCD_RAM_REGISTER0 ((uint32_t)0x00000000) /*!< LCD RAM Register 0 */ |
<> | 149:156823d33999 | 462 | #define LCD_RAM_REGISTER1 ((uint32_t)0x00000001) /*!< LCD RAM Register 1 */ |
<> | 149:156823d33999 | 463 | #define LCD_RAM_REGISTER2 ((uint32_t)0x00000002) /*!< LCD RAM Register 2 */ |
<> | 149:156823d33999 | 464 | #define LCD_RAM_REGISTER3 ((uint32_t)0x00000003) /*!< LCD RAM Register 3 */ |
<> | 149:156823d33999 | 465 | #define LCD_RAM_REGISTER4 ((uint32_t)0x00000004) /*!< LCD RAM Register 4 */ |
<> | 149:156823d33999 | 466 | #define LCD_RAM_REGISTER5 ((uint32_t)0x00000005) /*!< LCD RAM Register 5 */ |
<> | 149:156823d33999 | 467 | #define LCD_RAM_REGISTER6 ((uint32_t)0x00000006) /*!< LCD RAM Register 6 */ |
<> | 149:156823d33999 | 468 | #define LCD_RAM_REGISTER7 ((uint32_t)0x00000007) /*!< LCD RAM Register 7 */ |
<> | 149:156823d33999 | 469 | #define LCD_RAM_REGISTER8 ((uint32_t)0x00000008) /*!< LCD RAM Register 8 */ |
<> | 149:156823d33999 | 470 | #define LCD_RAM_REGISTER9 ((uint32_t)0x00000009) /*!< LCD RAM Register 9 */ |
<> | 149:156823d33999 | 471 | #define LCD_RAM_REGISTER10 ((uint32_t)0x0000000A) /*!< LCD RAM Register 10 */ |
<> | 149:156823d33999 | 472 | #define LCD_RAM_REGISTER11 ((uint32_t)0x0000000B) /*!< LCD RAM Register 11 */ |
<> | 149:156823d33999 | 473 | #define LCD_RAM_REGISTER12 ((uint32_t)0x0000000C) /*!< LCD RAM Register 12 */ |
<> | 149:156823d33999 | 474 | #define LCD_RAM_REGISTER13 ((uint32_t)0x0000000D) /*!< LCD RAM Register 13 */ |
<> | 149:156823d33999 | 475 | #define LCD_RAM_REGISTER14 ((uint32_t)0x0000000E) /*!< LCD RAM Register 14 */ |
<> | 149:156823d33999 | 476 | #define LCD_RAM_REGISTER15 ((uint32_t)0x0000000F) /*!< LCD RAM Register 15 */ |
<> | 149:156823d33999 | 477 | |
<> | 149:156823d33999 | 478 | #define IS_LCD_RAM_REGISTER(__REGISTER__) (((__REGISTER__) == LCD_RAM_REGISTER0) || \ |
<> | 149:156823d33999 | 479 | ((__REGISTER__) == LCD_RAM_REGISTER1) || \ |
<> | 149:156823d33999 | 480 | ((__REGISTER__) == LCD_RAM_REGISTER2) || \ |
<> | 149:156823d33999 | 481 | ((__REGISTER__) == LCD_RAM_REGISTER3) || \ |
<> | 149:156823d33999 | 482 | ((__REGISTER__) == LCD_RAM_REGISTER4) || \ |
<> | 149:156823d33999 | 483 | ((__REGISTER__) == LCD_RAM_REGISTER5) || \ |
<> | 149:156823d33999 | 484 | ((__REGISTER__) == LCD_RAM_REGISTER6) || \ |
<> | 149:156823d33999 | 485 | ((__REGISTER__) == LCD_RAM_REGISTER7) || \ |
<> | 149:156823d33999 | 486 | ((__REGISTER__) == LCD_RAM_REGISTER8) || \ |
<> | 149:156823d33999 | 487 | ((__REGISTER__) == LCD_RAM_REGISTER9) || \ |
<> | 149:156823d33999 | 488 | ((__REGISTER__) == LCD_RAM_REGISTER10) || \ |
<> | 149:156823d33999 | 489 | ((__REGISTER__) == LCD_RAM_REGISTER11) || \ |
<> | 149:156823d33999 | 490 | ((__REGISTER__) == LCD_RAM_REGISTER12) || \ |
<> | 149:156823d33999 | 491 | ((__REGISTER__) == LCD_RAM_REGISTER13) || \ |
<> | 149:156823d33999 | 492 | ((__REGISTER__) == LCD_RAM_REGISTER14) || \ |
<> | 149:156823d33999 | 493 | ((__REGISTER__) == LCD_RAM_REGISTER15)) |
<> | 149:156823d33999 | 494 | |
<> | 149:156823d33999 | 495 | /** |
<> | 149:156823d33999 | 496 | * @} |
<> | 149:156823d33999 | 497 | */ |
<> | 149:156823d33999 | 498 | |
<> | 149:156823d33999 | 499 | /** |
<> | 149:156823d33999 | 500 | * @} |
<> | 149:156823d33999 | 501 | */ |
<> | 149:156823d33999 | 502 | |
<> | 149:156823d33999 | 503 | /* Exported macro ------------------------------------------------------------*/ |
<> | 149:156823d33999 | 504 | |
<> | 149:156823d33999 | 505 | /** @defgroup LCD_Exported_Macros LCD Exported Macros |
<> | 149:156823d33999 | 506 | * @{ |
<> | 149:156823d33999 | 507 | */ |
<> | 149:156823d33999 | 508 | |
<> | 149:156823d33999 | 509 | /** @brief Reset LCD handle state |
<> | 149:156823d33999 | 510 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 511 | * @retval None |
<> | 149:156823d33999 | 512 | */ |
<> | 149:156823d33999 | 513 | #define __HAL_LCD_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LCD_STATE_RESET) |
<> | 149:156823d33999 | 514 | |
<> | 149:156823d33999 | 515 | /** @brief macros to enables or disables the LCD |
<> | 149:156823d33999 | 516 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 517 | * @retval None |
<> | 149:156823d33999 | 518 | */ |
<> | 149:156823d33999 | 519 | #define __HAL_LCD_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR, LCD_CR_LCDEN)) |
<> | 149:156823d33999 | 520 | #define __HAL_LCD_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR, LCD_CR_LCDEN)) |
<> | 149:156823d33999 | 521 | |
<> | 149:156823d33999 | 522 | /** @brief Macros to enable or disable the low resistance divider. Displays with high |
<> | 149:156823d33999 | 523 | * internal resistance may need a longer drive time to achieve |
<> | 149:156823d33999 | 524 | * satisfactory contrast. This function is useful in this case if some |
<> | 149:156823d33999 | 525 | * additional power consumption can be tolerated. |
<> | 149:156823d33999 | 526 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 527 | * @note When this mode is enabled, the PulseOn Duration (PON) have to be |
<> | 149:156823d33999 | 528 | * programmed to 1/CK_PS (LCD_PULSEONDURATION_1). |
<> | 149:156823d33999 | 529 | * @retval None |
<> | 149:156823d33999 | 530 | */ |
<> | 149:156823d33999 | 531 | #define __HAL_LCD_HIGHDRIVER_ENABLE(__HANDLE__) \ |
<> | 149:156823d33999 | 532 | do{ \ |
<> | 149:156823d33999 | 533 | SET_BIT((__HANDLE__)->Instance->FCR, LCD_FCR_HD); \ |
<> | 149:156823d33999 | 534 | LCD_WaitForSynchro(__HANDLE__); \ |
<> | 149:156823d33999 | 535 | }while(0) |
<> | 149:156823d33999 | 536 | |
<> | 149:156823d33999 | 537 | #define __HAL_LCD_HIGHDRIVER_DISABLE(__HANDLE__) \ |
<> | 149:156823d33999 | 538 | do{ \ |
<> | 149:156823d33999 | 539 | CLEAR_BIT((__HANDLE__)->Instance->FCR, LCD_FCR_HD); \ |
<> | 149:156823d33999 | 540 | LCD_WaitForSynchro(__HANDLE__); \ |
<> | 149:156823d33999 | 541 | }while(0) |
<> | 149:156823d33999 | 542 | |
<> | 149:156823d33999 | 543 | /** |
<> | 149:156823d33999 | 544 | * @brief Macro to configure the LCD pulses on duration. |
<> | 149:156823d33999 | 545 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 546 | * @param __DURATION__: specifies the LCD pulse on duration in terms of |
<> | 149:156823d33999 | 547 | * CK_PS (prescaled LCD clock period) pulses. |
<> | 149:156823d33999 | 548 | * This parameter can be one of the following values: |
<> | 149:156823d33999 | 549 | * @arg LCD_PULSEONDURATION_0: 0 pulse |
<> | 149:156823d33999 | 550 | * @arg LCD_PULSEONDURATION_1: Pulse ON duration = 1/CK_PS |
<> | 149:156823d33999 | 551 | * @arg LCD_PULSEONDURATION_2: Pulse ON duration = 2/CK_PS |
<> | 149:156823d33999 | 552 | * @arg LCD_PULSEONDURATION_3: Pulse ON duration = 3/CK_PS |
<> | 149:156823d33999 | 553 | * @arg LCD_PULSEONDURATION_4: Pulse ON duration = 4/CK_PS |
<> | 149:156823d33999 | 554 | * @arg LCD_PULSEONDURATION_5: Pulse ON duration = 5/CK_PS |
<> | 149:156823d33999 | 555 | * @arg LCD_PULSEONDURATION_6: Pulse ON duration = 6/CK_PS |
<> | 149:156823d33999 | 556 | * @arg LCD_PULSEONDURATION_7: Pulse ON duration = 7/CK_PS |
<> | 149:156823d33999 | 557 | * @retval None |
<> | 149:156823d33999 | 558 | */ |
<> | 149:156823d33999 | 559 | #define __HAL_LCD_PULSEONDURATION_CONFIG(__HANDLE__, __DURATION__) \ |
<> | 149:156823d33999 | 560 | do{ \ |
<> | 149:156823d33999 | 561 | MODIFY_REG((__HANDLE__)->Instance->FCR, LCD_FCR_PON, (__DURATION__)); \ |
<> | 149:156823d33999 | 562 | LCD_WaitForSynchro(__HANDLE__); \ |
<> | 149:156823d33999 | 563 | }while(0) |
<> | 149:156823d33999 | 564 | |
<> | 149:156823d33999 | 565 | /** |
<> | 149:156823d33999 | 566 | * @brief Macro to configure the LCD dead time. |
<> | 149:156823d33999 | 567 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 568 | * @param __DEADTIME__: specifies the LCD dead time. |
<> | 149:156823d33999 | 569 | * This parameter can be one of the following values: |
<> | 149:156823d33999 | 570 | * @arg LCD_DEADTIME_0: No dead Time |
<> | 149:156823d33999 | 571 | * @arg LCD_DEADTIME_1: One Phase between different couple of Frame |
<> | 149:156823d33999 | 572 | * @arg LCD_DEADTIME_2: Two Phase between different couple of Frame |
<> | 149:156823d33999 | 573 | * @arg LCD_DEADTIME_3: Three Phase between different couple of Frame |
<> | 149:156823d33999 | 574 | * @arg LCD_DEADTIME_4: Four Phase between different couple of Frame |
<> | 149:156823d33999 | 575 | * @arg LCD_DEADTIME_5: Five Phase between different couple of Frame |
<> | 149:156823d33999 | 576 | * @arg LCD_DEADTIME_6: Six Phase between different couple of Frame |
<> | 149:156823d33999 | 577 | * @arg LCD_DEADTIME_7: Seven Phase between different couple of Frame |
<> | 149:156823d33999 | 578 | * @retval None |
<> | 149:156823d33999 | 579 | */ |
<> | 149:156823d33999 | 580 | #define __HAL_LCD_DEADTIME_CONFIG(__HANDLE__, __DEADTIME__) \ |
<> | 149:156823d33999 | 581 | do{ \ |
<> | 149:156823d33999 | 582 | MODIFY_REG((__HANDLE__)->Instance->FCR, LCD_FCR_DEAD, (__DEADTIME__)); \ |
<> | 149:156823d33999 | 583 | LCD_WaitForSynchro(__HANDLE__); \ |
<> | 149:156823d33999 | 584 | }while(0) |
<> | 149:156823d33999 | 585 | |
<> | 149:156823d33999 | 586 | /** |
<> | 149:156823d33999 | 587 | * @brief Macro to configure the LCD Contrast. |
<> | 149:156823d33999 | 588 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 589 | * @param __CONTRAST__: specifies the LCD Contrast. |
<> | 149:156823d33999 | 590 | * This parameter can be one of the following values: |
<> | 149:156823d33999 | 591 | * @arg LCD_CONTRASTLEVEL_0: Maximum Voltage = 2.60V |
<> | 149:156823d33999 | 592 | * @arg LCD_CONTRASTLEVEL_1: Maximum Voltage = 2.73V |
<> | 149:156823d33999 | 593 | * @arg LCD_CONTRASTLEVEL_2: Maximum Voltage = 2.86V |
<> | 149:156823d33999 | 594 | * @arg LCD_CONTRASTLEVEL_3: Maximum Voltage = 2.99V |
<> | 149:156823d33999 | 595 | * @arg LCD_CONTRASTLEVEL_4: Maximum Voltage = 3.12V |
<> | 149:156823d33999 | 596 | * @arg LCD_CONTRASTLEVEL_5: Maximum Voltage = 3.25V |
<> | 149:156823d33999 | 597 | * @arg LCD_CONTRASTLEVEL_6: Maximum Voltage = 3.38V |
<> | 149:156823d33999 | 598 | * @arg LCD_CONTRASTLEVEL_7: Maximum Voltage = 3.51V |
<> | 149:156823d33999 | 599 | * @retval None |
<> | 149:156823d33999 | 600 | */ |
<> | 149:156823d33999 | 601 | #define __HAL_LCD_CONTRAST_CONFIG(__HANDLE__, __CONTRAST__) \ |
<> | 149:156823d33999 | 602 | do{ \ |
<> | 149:156823d33999 | 603 | MODIFY_REG((__HANDLE__)->Instance->FCR, LCD_FCR_CC, (__CONTRAST__)); \ |
<> | 149:156823d33999 | 604 | LCD_WaitForSynchro(__HANDLE__); \ |
<> | 149:156823d33999 | 605 | } while(0) |
<> | 149:156823d33999 | 606 | |
<> | 149:156823d33999 | 607 | /** |
<> | 149:156823d33999 | 608 | * @brief Macro to configure the LCD Blink mode and Blink frequency. |
<> | 149:156823d33999 | 609 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 610 | * @param __BLINKMODE__: specifies the LCD blink mode. |
<> | 149:156823d33999 | 611 | * This parameter can be one of the following values: |
<> | 149:156823d33999 | 612 | * @arg LCD_BLINKMODE_OFF: Blink disabled |
<> | 149:156823d33999 | 613 | * @arg LCD_BLINKMODE_SEG0_COM0: Blink enabled on SEG[0], COM[0] (1 pixel) |
<> | 149:156823d33999 | 614 | * @arg LCD_BLINKMODE_SEG0_ALLCOM: Blink enabled on SEG[0], all COM (up to 8 |
<> | 149:156823d33999 | 615 | * pixels according to the programmed duty) |
<> | 149:156823d33999 | 616 | * @arg LCD_BLINKMODE_ALLSEG_ALLCOM: Blink enabled on all SEG and all COM |
<> | 149:156823d33999 | 617 | * (all pixels) |
<> | 149:156823d33999 | 618 | * @param __BLINKFREQUENCY__: specifies the LCD blink frequency. |
<> | 149:156823d33999 | 619 | * @arg LCD_BLINKFREQUENCY_DIV8: The Blink frequency = fLcd/8 |
<> | 149:156823d33999 | 620 | * @arg LCD_BLINKFREQUENCY_DIV16: The Blink frequency = fLcd/16 |
<> | 149:156823d33999 | 621 | * @arg LCD_BLINKFREQUENCY_DIV32: The Blink frequency = fLcd/32 |
<> | 149:156823d33999 | 622 | * @arg LCD_BLINKFREQUENCY_DIV64: The Blink frequency = fLcd/64 |
<> | 149:156823d33999 | 623 | * @arg LCD_BLINKFREQUENCY_DIV128: The Blink frequency = fLcd/128 |
<> | 149:156823d33999 | 624 | * @arg LCD_BLINKFREQUENCY_DIV256: The Blink frequency = fLcd/256 |
<> | 149:156823d33999 | 625 | * @arg LCD_BLINKFREQUENCY_DIV512: The Blink frequency = fLcd/512 |
<> | 149:156823d33999 | 626 | * @arg LCD_BLINKFREQUENCY_DIV1024: The Blink frequency = fLcd/1024 |
<> | 149:156823d33999 | 627 | * @retval None |
<> | 149:156823d33999 | 628 | */ |
<> | 149:156823d33999 | 629 | #define __HAL_LCD_BLINK_CONFIG(__HANDLE__, __BLINKMODE__, __BLINKFREQUENCY__) \ |
<> | 149:156823d33999 | 630 | do{ \ |
<> | 149:156823d33999 | 631 | MODIFY_REG((__HANDLE__)->Instance->FCR, (LCD_FCR_BLINKF | LCD_FCR_BLINK), ((__BLINKMODE__) | (__BLINKFREQUENCY__))); \ |
<> | 149:156823d33999 | 632 | LCD_WaitForSynchro(__HANDLE__); \ |
<> | 149:156823d33999 | 633 | }while(0) |
<> | 149:156823d33999 | 634 | |
<> | 149:156823d33999 | 635 | /** @brief Enables or disables the specified LCD interrupt. |
<> | 149:156823d33999 | 636 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 637 | * @param __INTERRUPT__: specifies the LCD interrupt source to be enabled or disabled. |
<> | 149:156823d33999 | 638 | * This parameter can be one of the following values: |
<> | 149:156823d33999 | 639 | * @arg LCD_IT_SOF: Start of Frame Interrupt |
<> | 149:156823d33999 | 640 | * @arg LCD_IT_UDD: Update Display Done Interrupt |
<> | 149:156823d33999 | 641 | * @retval None |
<> | 149:156823d33999 | 642 | */ |
<> | 149:156823d33999 | 643 | #define __HAL_LCD_ENABLE_IT(__HANDLE__, __INTERRUPT__) \ |
<> | 149:156823d33999 | 644 | do{ \ |
<> | 149:156823d33999 | 645 | SET_BIT((__HANDLE__)->Instance->FCR, (__INTERRUPT__)); \ |
<> | 149:156823d33999 | 646 | LCD_WaitForSynchro(__HANDLE__); \ |
<> | 149:156823d33999 | 647 | }while(0) |
<> | 149:156823d33999 | 648 | #define __HAL_LCD_DISABLE_IT(__HANDLE__, __INTERRUPT__) \ |
<> | 149:156823d33999 | 649 | do{ \ |
<> | 149:156823d33999 | 650 | CLEAR_BIT((__HANDLE__)->Instance->FCR, (__INTERRUPT__)); \ |
<> | 149:156823d33999 | 651 | LCD_WaitForSynchro(__HANDLE__); \ |
<> | 149:156823d33999 | 652 | }while(0) |
<> | 149:156823d33999 | 653 | |
<> | 149:156823d33999 | 654 | /** @brief Checks whether the specified LCD interrupt is enabled or not. |
<> | 149:156823d33999 | 655 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 656 | * @param __IT__: specifies the LCD interrupt source to check. |
<> | 149:156823d33999 | 657 | * This parameter can be one of the following values: |
<> | 149:156823d33999 | 658 | * @arg LCD_IT_SOF: Start of Frame Interrupt |
<> | 149:156823d33999 | 659 | * @arg LCD_IT_UDD: Update Display Done Interrupt. |
<> | 149:156823d33999 | 660 | * @note If the device is in STOP mode (PCLK not provided) UDD will not |
<> | 149:156823d33999 | 661 | * generate an interrupt even if UDDIE = 1. |
<> | 149:156823d33999 | 662 | * If the display is not enabled the UDD interrupt will never occur. |
<> | 149:156823d33999 | 663 | * @retval The state of __IT__ (TRUE or FALSE). |
<> | 149:156823d33999 | 664 | */ |
<> | 149:156823d33999 | 665 | #define __HAL_LCD_GET_IT_SOURCE(__HANDLE__, __IT__) (((__HANDLE__)->Instance->FCR) & (__IT__)) |
<> | 149:156823d33999 | 666 | |
<> | 149:156823d33999 | 667 | /** @brief Checks whether the specified LCD flag is set or not. |
<> | 149:156823d33999 | 668 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 669 | * @param __FLAG__: specifies the flag to check. |
<> | 149:156823d33999 | 670 | * This parameter can be one of the following values: |
<> | 149:156823d33999 | 671 | * @arg LCD_FLAG_ENS: LCD Enabled flag. It indicates the LCD controller status. |
<> | 149:156823d33999 | 672 | * @note The ENS bit is set immediately when the LCDEN bit in the LCD_CR |
<> | 149:156823d33999 | 673 | * goes from 0 to 1. On deactivation it reflects the real status of |
<> | 149:156823d33999 | 674 | * LCD so it becomes 0 at the end of the last displayed frame. |
<> | 149:156823d33999 | 675 | * @arg LCD_FLAG_SOF: Start of Frame flag. This flag is set by hardware at |
<> | 149:156823d33999 | 676 | * the beginning of a new frame, at the same time as the display data is |
<> | 149:156823d33999 | 677 | * updated. |
<> | 149:156823d33999 | 678 | * @arg LCD_FLAG_UDR: Update Display Request flag. |
<> | 149:156823d33999 | 679 | * @arg LCD_FLAG_UDD: Update Display Done flag. |
<> | 149:156823d33999 | 680 | * @arg LCD_FLAG_RDY: Step_up converter Ready flag. It indicates the status |
<> | 149:156823d33999 | 681 | * of the step-up converter. |
<> | 149:156823d33999 | 682 | * @arg LCD_FLAG_FCRSF: LCD Frame Control Register Synchronization Flag. |
<> | 149:156823d33999 | 683 | * This flag is set by hardware each time the LCD_FCR register is updated |
<> | 149:156823d33999 | 684 | * in the LCDCLK domain. |
<> | 149:156823d33999 | 685 | * @retval The new state of __FLAG__ (TRUE or FALSE). |
<> | 149:156823d33999 | 686 | */ |
<> | 149:156823d33999 | 687 | #define __HAL_LCD_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) |
<> | 149:156823d33999 | 688 | |
<> | 149:156823d33999 | 689 | /** @brief Clears the specified LCD pending flag. |
<> | 149:156823d33999 | 690 | * @param __HANDLE__: specifies the LCD Handle. |
<> | 149:156823d33999 | 691 | * @param __FLAG__: specifies the flag to clear. |
<> | 149:156823d33999 | 692 | * This parameter can be any combination of the following values: |
<> | 149:156823d33999 | 693 | * @arg LCD_FLAG_SOF: Start of Frame Interrupt |
<> | 149:156823d33999 | 694 | * @arg LCD_FLAG_UDD: Update Display Done Interrupt |
<> | 149:156823d33999 | 695 | * @retval None |
<> | 149:156823d33999 | 696 | */ |
<> | 149:156823d33999 | 697 | #define __HAL_LCD_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->CLR = (__FLAG__)) |
<> | 149:156823d33999 | 698 | |
<> | 149:156823d33999 | 699 | /** |
<> | 149:156823d33999 | 700 | * @} |
<> | 149:156823d33999 | 701 | */ |
<> | 149:156823d33999 | 702 | |
<> | 149:156823d33999 | 703 | /* Exported functions ------------------------------------------------------- */ |
<> | 149:156823d33999 | 704 | |
<> | 149:156823d33999 | 705 | /** @addtogroup LCD_Exported_Functions |
<> | 149:156823d33999 | 706 | * @{ |
<> | 149:156823d33999 | 707 | */ |
<> | 149:156823d33999 | 708 | |
<> | 149:156823d33999 | 709 | /** @addtogroup LCD_Exported_Functions_Group1 |
<> | 149:156823d33999 | 710 | * @{ |
<> | 149:156823d33999 | 711 | */ |
<> | 149:156823d33999 | 712 | |
<> | 149:156823d33999 | 713 | /* Initialization/de-initialization methods **********************************/ |
<> | 149:156823d33999 | 714 | HAL_StatusTypeDef HAL_LCD_DeInit(LCD_HandleTypeDef *hlcd); |
<> | 149:156823d33999 | 715 | HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd); |
<> | 149:156823d33999 | 716 | void HAL_LCD_MspInit(LCD_HandleTypeDef *hlcd); |
<> | 149:156823d33999 | 717 | void HAL_LCD_MspDeInit(LCD_HandleTypeDef *hlcd); |
<> | 149:156823d33999 | 718 | |
<> | 149:156823d33999 | 719 | /** |
<> | 149:156823d33999 | 720 | * @} |
<> | 149:156823d33999 | 721 | */ |
<> | 149:156823d33999 | 722 | |
<> | 149:156823d33999 | 723 | /** @addtogroup LCD_Exported_Functions_Group2 |
<> | 149:156823d33999 | 724 | * @{ |
<> | 149:156823d33999 | 725 | */ |
<> | 149:156823d33999 | 726 | |
<> | 149:156823d33999 | 727 | /* IO operation methods *******************************************************/ |
<> | 149:156823d33999 | 728 | HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data); |
<> | 149:156823d33999 | 729 | HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd); |
<> | 149:156823d33999 | 730 | HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd); |
<> | 149:156823d33999 | 731 | |
<> | 149:156823d33999 | 732 | /** |
<> | 149:156823d33999 | 733 | * @} |
<> | 149:156823d33999 | 734 | */ |
<> | 149:156823d33999 | 735 | |
<> | 149:156823d33999 | 736 | /** @addtogroup LCD_Exported_Functions_Group3 |
<> | 149:156823d33999 | 737 | * @{ |
<> | 149:156823d33999 | 738 | */ |
<> | 149:156823d33999 | 739 | |
<> | 149:156823d33999 | 740 | /* Peripheral State methods **************************************************/ |
<> | 149:156823d33999 | 741 | HAL_LCD_StateTypeDef HAL_LCD_GetState(LCD_HandleTypeDef *hlcd); |
<> | 149:156823d33999 | 742 | uint32_t HAL_LCD_GetError(LCD_HandleTypeDef *hlcd); |
<> | 149:156823d33999 | 743 | |
<> | 149:156823d33999 | 744 | /** |
<> | 149:156823d33999 | 745 | * @} |
<> | 149:156823d33999 | 746 | */ |
<> | 149:156823d33999 | 747 | |
<> | 149:156823d33999 | 748 | /** |
<> | 149:156823d33999 | 749 | * @} |
<> | 149:156823d33999 | 750 | */ |
<> | 149:156823d33999 | 751 | |
<> | 149:156823d33999 | 752 | /** @addtogroup LCD_Private_Functions |
<> | 149:156823d33999 | 753 | * @{ |
<> | 149:156823d33999 | 754 | */ |
<> | 149:156823d33999 | 755 | |
<> | 149:156823d33999 | 756 | /* Private functions ---------------------------------------------------------*/ |
<> | 149:156823d33999 | 757 | HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd); |
<> | 149:156823d33999 | 758 | |
<> | 149:156823d33999 | 759 | /** |
<> | 149:156823d33999 | 760 | * @} |
<> | 149:156823d33999 | 761 | */ |
<> | 149:156823d33999 | 762 | |
<> | 149:156823d33999 | 763 | /** |
<> | 149:156823d33999 | 764 | * @} |
<> | 149:156823d33999 | 765 | */ |
<> | 149:156823d33999 | 766 | |
<> | 149:156823d33999 | 767 | #endif /* STM32L100xB || STM32L100xBA || STM32L100xC ||... || STM32L162xD || STM32L162xE || STM32L162xDX */ |
<> | 149:156823d33999 | 768 | |
<> | 149:156823d33999 | 769 | /** |
<> | 149:156823d33999 | 770 | * @} |
<> | 149:156823d33999 | 771 | */ |
<> | 149:156823d33999 | 772 | |
<> | 149:156823d33999 | 773 | #ifdef __cplusplus |
<> | 149:156823d33999 | 774 | } |
<> | 149:156823d33999 | 775 | #endif |
<> | 149:156823d33999 | 776 | |
<> | 149:156823d33999 | 777 | #endif /* __STM32L1xx_HAL_LCD_H */ |
<> | 149:156823d33999 | 778 | |
<> | 149:156823d33999 | 779 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |