Marco Zecchini / Mbed OS Example_RTOS

Rtos API example

mbed-os/targets/TARGET_STM/mbed_rtx.h@0:9fca2b23d0ba, 2019-02-23 (annotated)

Committer:
marcozecchini
Date:
Sat Feb 23 12:13:36 2019 +0000
Revision:
0:9fca2b23d0ba
final commit

Who changed what in which revision?

UserRevisionLine numberNew contents of line
marcozecchini 0:9fca2b23d0ba 1 /* mbed Microcontroller Library
marcozecchini 0:9fca2b23d0ba 2 * Copyright (c) 2017 ARM Limited
marcozecchini 0:9fca2b23d0ba 3 *
marcozecchini 0:9fca2b23d0ba 4 * Licensed under the Apache License, Version 2.0 (the "License");
marcozecchini 0:9fca2b23d0ba 5 * you may not use this file except in compliance with the License.
marcozecchini 0:9fca2b23d0ba 6 * You may obtain a copy of the License at
marcozecchini 0:9fca2b23d0ba 7 *
marcozecchini 0:9fca2b23d0ba 8 * http://www.apache.org/licenses/LICENSE-2.0
marcozecchini 0:9fca2b23d0ba 9 *
marcozecchini 0:9fca2b23d0ba 10 * Unless required by applicable law or agreed to in writing, software
marcozecchini 0:9fca2b23d0ba 11 * distributed under the License is distributed on an "AS IS" BASIS,
marcozecchini 0:9fca2b23d0ba 12 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
marcozecchini 0:9fca2b23d0ba 13 * See the License for the specific language governing permissions and
marcozecchini 0:9fca2b23d0ba 14 * limitations under the License.
marcozecchini 0:9fca2b23d0ba 15 */
marcozecchini 0:9fca2b23d0ba 16
marcozecchini 0:9fca2b23d0ba 17 #ifndef MBED_MBED_RTX_H
marcozecchini 0:9fca2b23d0ba 18 #define MBED_MBED_RTX_H
marcozecchini 0:9fca2b23d0ba 19
marcozecchini 0:9fca2b23d0ba 20 #ifndef INITIAL_SP
marcozecchini 0:9fca2b23d0ba 21
marcozecchini 0:9fca2b23d0ba 22 #if (defined(TARGET_STM32F051R8) ||\
marcozecchini 0:9fca2b23d0ba 23 defined(TARGET_STM32F100RB) ||\
marcozecchini 0:9fca2b23d0ba 24 defined(TARGET_STM32L031K6) ||\
marcozecchini 0:9fca2b23d0ba 25 defined(TARGET_STM32L053C8) ||\
marcozecchini 0:9fca2b23d0ba 26 defined(TARGET_STM32L053R8))
marcozecchini 0:9fca2b23d0ba 27 #define INITIAL_SP (0x20002000UL)
marcozecchini 0:9fca2b23d0ba 28
marcozecchini 0:9fca2b23d0ba 29 #elif (defined(TARGET_STM32F303K8) ||\
marcozecchini 0:9fca2b23d0ba 30 defined(TARGET_STM32F334C8) ||\
marcozecchini 0:9fca2b23d0ba 31 defined(TARGET_STM32F334R8))
marcozecchini 0:9fca2b23d0ba 32 #define INITIAL_SP (0x20003000UL)
marcozecchini 0:9fca2b23d0ba 33
marcozecchini 0:9fca2b23d0ba 34 #elif (defined(TARGET_STM32F070RB) ||\
marcozecchini 0:9fca2b23d0ba 35 defined(TARGET_STM32F072RB) ||\
marcozecchini 0:9fca2b23d0ba 36 defined(TARGET_STM32F302R8))
marcozecchini 0:9fca2b23d0ba 37 #define INITIAL_SP (0x20004000UL)
marcozecchini 0:9fca2b23d0ba 38
marcozecchini 0:9fca2b23d0ba 39 #elif (defined(TARGET_STM32F103RB) ||\
marcozecchini 0:9fca2b23d0ba 40 defined(TARGET_STM32F103C8) ||\
marcozecchini 0:9fca2b23d0ba 41 defined(TARGET_STM32L072CZ) ||\
marcozecchini 0:9fca2b23d0ba 42 defined(TARGET_STM32L073RZ))
marcozecchini 0:9fca2b23d0ba 43 #define INITIAL_SP (0x20005000UL)
marcozecchini 0:9fca2b23d0ba 44
marcozecchini 0:9fca2b23d0ba 45 #elif (defined(TARGET_STM32F091RC) ||\
marcozecchini 0:9fca2b23d0ba 46 defined(TARGET_STM32F410RB) ||\
marcozecchini 0:9fca2b23d0ba 47 defined(TARGET_STM32L151CC) ||\
marcozecchini 0:9fca2b23d0ba 48 defined(TARGET_STM32L151RC) ||\
marcozecchini 0:9fca2b23d0ba 49 defined(TARGET_STM32L152RC))
marcozecchini 0:9fca2b23d0ba 50 #define INITIAL_SP (0x20008000UL)
marcozecchini 0:9fca2b23d0ba 51
marcozecchini 0:9fca2b23d0ba 52 #elif defined(TARGET_STM32F303VC)
marcozecchini 0:9fca2b23d0ba 53 #define INITIAL_SP (0x2000A000UL)
marcozecchini 0:9fca2b23d0ba 54
marcozecchini 0:9fca2b23d0ba 55 #elif defined(TARGET_STM32L432KC)
marcozecchini 0:9fca2b23d0ba 56 #define INITIAL_SP (0x20010000UL)
marcozecchini 0:9fca2b23d0ba 57
marcozecchini 0:9fca2b23d0ba 58 #elif (defined(TARGET_STM32F303RE) ||\
marcozecchini 0:9fca2b23d0ba 59 defined(TARGET_STM32F303ZE) ||\
marcozecchini 0:9fca2b23d0ba 60 defined(TARGET_STM32F401VC))
marcozecchini 0:9fca2b23d0ba 61 #define INITIAL_SP (0x20010000UL)
marcozecchini 0:9fca2b23d0ba 62
marcozecchini 0:9fca2b23d0ba 63 #elif defined(TARGET_STM32L152RE)
marcozecchini 0:9fca2b23d0ba 64 #define INITIAL_SP (0x20014000UL)
marcozecchini 0:9fca2b23d0ba 65
marcozecchini 0:9fca2b23d0ba 66 #elif (defined(TARGET_STM32F401RE) ||\
marcozecchini 0:9fca2b23d0ba 67 defined(TARGET_STM32L475VG) ||\
marcozecchini 0:9fca2b23d0ba 68 defined(TARGET_STM32L476RG) ||\
marcozecchini 0:9fca2b23d0ba 69 defined(TARGET_STM32L476JG) ||\
marcozecchini 0:9fca2b23d0ba 70 defined(TARGET_STM32L476VG) ||\
marcozecchini 0:9fca2b23d0ba 71 defined(TARGET_STM32L486RG))
marcozecchini 0:9fca2b23d0ba 72 #define INITIAL_SP (0x20018000UL)
marcozecchini 0:9fca2b23d0ba 73
marcozecchini 0:9fca2b23d0ba 74 #elif (defined(TARGET_STM32F207ZG) ||\
marcozecchini 0:9fca2b23d0ba 75 defined(TARGET_STM32F405RG) ||\
marcozecchini 0:9fca2b23d0ba 76 defined(TARGET_STM32F407VG) ||\
marcozecchini 0:9fca2b23d0ba 77 defined(TARGET_STM32F411RE) ||\
marcozecchini 0:9fca2b23d0ba 78 defined(TARGET_STM32F446RE) ||\
marcozecchini 0:9fca2b23d0ba 79 defined(TARGET_STM32F446VE) ||\
marcozecchini 0:9fca2b23d0ba 80 defined(TARGET_STM32F446ZE))
marcozecchini 0:9fca2b23d0ba 81 #define INITIAL_SP (0x20020000UL)
marcozecchini 0:9fca2b23d0ba 82
marcozecchini 0:9fca2b23d0ba 83 #elif (defined(TARGET_STM32F429ZI) ||\
marcozecchini 0:9fca2b23d0ba 84 defined(TARGET_STM32F437VG) ||\
marcozecchini 0:9fca2b23d0ba 85 defined(TARGET_STM32F439ZI))
marcozecchini 0:9fca2b23d0ba 86 #define INITIAL_SP (0x20030000UL)
marcozecchini 0:9fca2b23d0ba 87
marcozecchini 0:9fca2b23d0ba 88 #elif defined(TARGET_STM32F412ZG)
marcozecchini 0:9fca2b23d0ba 89 #define INITIAL_SP (0x20040000UL)
marcozecchini 0:9fca2b23d0ba 90
marcozecchini 0:9fca2b23d0ba 91 #elif (defined(TARGET_STM32F413ZH) ||\
marcozecchini 0:9fca2b23d0ba 92 defined(TARGET_STM32F469NI) ||\
marcozecchini 0:9fca2b23d0ba 93 defined(TARGET_STM32F746NG) ||\
marcozecchini 0:9fca2b23d0ba 94 defined(TARGET_STM32F746ZG) ||\
marcozecchini 0:9fca2b23d0ba 95 defined(TARGET_STM32F756ZG) ||\
marcozecchini 0:9fca2b23d0ba 96 defined(TARGET_STM32L496ZG))
marcozecchini 0:9fca2b23d0ba 97 #define INITIAL_SP (0x20050000UL)
marcozecchini 0:9fca2b23d0ba 98
marcozecchini 0:9fca2b23d0ba 99 #elif (defined(TARGET_STM32F767ZI) ||\
marcozecchini 0:9fca2b23d0ba 100 defined(TARGET_STM32F769NI))
marcozecchini 0:9fca2b23d0ba 101 #define INITIAL_SP (0x20080000UL)
marcozecchini 0:9fca2b23d0ba 102
marcozecchini 0:9fca2b23d0ba 103 #else
marcozecchini 0:9fca2b23d0ba 104 #error "INITIAL_SP is not defined for this target in the mbed_rtx.h file"
marcozecchini 0:9fca2b23d0ba 105 #endif
marcozecchini 0:9fca2b23d0ba 106
marcozecchini 0:9fca2b23d0ba 107 #endif // INITIAL_SP
marcozecchini 0:9fca2b23d0ba 108
marcozecchini 0:9fca2b23d0ba 109 #endif // MBED_MBED_RTX_H