RTC auf true
components/802_15_4_RF/stm-s2lp-rf-driver/source/s2lpReg.h@2:7aab896b1a3b, 2019-03-13 (annotated)
- Committer:
- kevman
- Date:
- Wed Mar 13 11:03:24 2019 +0000
- Revision:
- 2:7aab896b1a3b
2019-03-13
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
kevman | 2:7aab896b1a3b | 1 | /* |
kevman | 2:7aab896b1a3b | 2 | * Copyright (c) 2018 ARM Limited. All rights reserved. |
kevman | 2:7aab896b1a3b | 3 | * SPDX-License-Identifier: Apache-2.0 |
kevman | 2:7aab896b1a3b | 4 | * Licensed under the Apache License, Version 2.0 (the License); you may |
kevman | 2:7aab896b1a3b | 5 | * not use this file except in compliance with the License. |
kevman | 2:7aab896b1a3b | 6 | * You may obtain a copy of the License at |
kevman | 2:7aab896b1a3b | 7 | * |
kevman | 2:7aab896b1a3b | 8 | * http://www.apache.org/licenses/LICENSE-2.0 |
kevman | 2:7aab896b1a3b | 9 | * |
kevman | 2:7aab896b1a3b | 10 | * Unless required by applicable law or agreed to in writing, software |
kevman | 2:7aab896b1a3b | 11 | * distributed under the License is distributed on an AS IS BASIS, WITHOUT |
kevman | 2:7aab896b1a3b | 12 | * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. |
kevman | 2:7aab896b1a3b | 13 | * See the License for the specific language governing permissions and |
kevman | 2:7aab896b1a3b | 14 | * limitations under the License. |
kevman | 2:7aab896b1a3b | 15 | */ |
kevman | 2:7aab896b1a3b | 16 | |
kevman | 2:7aab896b1a3b | 17 | #ifndef S2LPREG_H_ |
kevman | 2:7aab896b1a3b | 18 | #define S2LPREG_H_ |
kevman | 2:7aab896b1a3b | 19 | #ifdef __cplusplus |
kevman | 2:7aab896b1a3b | 20 | extern "C" { |
kevman | 2:7aab896b1a3b | 21 | #endif |
kevman | 2:7aab896b1a3b | 22 | |
kevman | 2:7aab896b1a3b | 23 | #define RF_MTU 2047 |
kevman | 2:7aab896b1a3b | 24 | #define PARTNUM 0x03 |
kevman | 2:7aab896b1a3b | 25 | #define VERSION 0xC1 |
kevman | 2:7aab896b1a3b | 26 | #define FIFO_SIZE 128 |
kevman | 2:7aab896b1a3b | 27 | #define SPI_HEADER_LENGTH 2 |
kevman | 2:7aab896b1a3b | 28 | |
kevman | 2:7aab896b1a3b | 29 | #define S2LP_GPIO0 0 |
kevman | 2:7aab896b1a3b | 30 | #define S2LP_GPIO1 1 |
kevman | 2:7aab896b1a3b | 31 | #define S2LP_GPIO2 2 |
kevman | 2:7aab896b1a3b | 32 | #define S2LP_GPIO3 3 |
kevman | 2:7aab896b1a3b | 33 | |
kevman | 2:7aab896b1a3b | 34 | // GPIO modes |
kevman | 2:7aab896b1a3b | 35 | #define DIG_IN 1 |
kevman | 2:7aab896b1a3b | 36 | #define DIG_OUT_LOW 2 |
kevman | 2:7aab896b1a3b | 37 | #define DIG_OUT_HIGH 3 |
kevman | 2:7aab896b1a3b | 38 | |
kevman | 2:7aab896b1a3b | 39 | // Interrupt events |
kevman | 2:7aab896b1a3b | 40 | #define RX_DATA_READY 0 |
kevman | 2:7aab896b1a3b | 41 | #define RX_DATA_DISCARDED 1 |
kevman | 2:7aab896b1a3b | 42 | #define TX_DATA_SENT 2 |
kevman | 2:7aab896b1a3b | 43 | #define MAX_RE_TX 3 |
kevman | 2:7aab896b1a3b | 44 | #define CRC_ERROR 4 |
kevman | 2:7aab896b1a3b | 45 | #define TX_FIFO_UNF_OVF 5 |
kevman | 2:7aab896b1a3b | 46 | #define RX_FIFO_UNF_OVF 6 |
kevman | 2:7aab896b1a3b | 47 | #define TX_FIFO_ALMOST_FULL 7 |
kevman | 2:7aab896b1a3b | 48 | #define TX_FIFO_ALMOST_EMPTY 8 |
kevman | 2:7aab896b1a3b | 49 | #define RX_FIFO_ALMOST_FULL 9 |
kevman | 2:7aab896b1a3b | 50 | #define RX_FIFO_ALMOST_EMPTY 10 |
kevman | 2:7aab896b1a3b | 51 | #define MAX_CCA_BACKOFFS 11 |
kevman | 2:7aab896b1a3b | 52 | #define VALID_PREAMBLE 12 |
kevman | 2:7aab896b1a3b | 53 | #define SYNC_WORD 13 |
kevman | 2:7aab896b1a3b | 54 | #define RSSI_ABOVE_THR 14 |
kevman | 2:7aab896b1a3b | 55 | #define WAKE_UP_TIMEOUT 15 |
kevman | 2:7aab896b1a3b | 56 | #define READY 16 |
kevman | 2:7aab896b1a3b | 57 | #define STANDBY_SWITCHING 17 |
kevman | 2:7aab896b1a3b | 58 | #define LOW_BATTERY_LVL 18 |
kevman | 2:7aab896b1a3b | 59 | #define POWER_ON_RESET 19 |
kevman | 2:7aab896b1a3b | 60 | #define RX_TIMER_TIMEOUT 28 |
kevman | 2:7aab896b1a3b | 61 | #define SNIFF_TIMER_TIMEOUT 29 |
kevman | 2:7aab896b1a3b | 62 | |
kevman | 2:7aab896b1a3b | 63 | // GPIO signals |
kevman | 2:7aab896b1a3b | 64 | #define NIRQ 0 |
kevman | 2:7aab896b1a3b | 65 | #define POR 1 |
kevman | 2:7aab896b1a3b | 66 | #define WUT_EXPIRE 2 |
kevman | 2:7aab896b1a3b | 67 | #define LOW_BATTERY 3 |
kevman | 2:7aab896b1a3b | 68 | #define TX_DATA_OUTPUT 4 |
kevman | 2:7aab896b1a3b | 69 | #define TX_STATE 5 |
kevman | 2:7aab896b1a3b | 70 | #define TXRX_FIFO_ALMOST_EMPTY 6 |
kevman | 2:7aab896b1a3b | 71 | #define TXRX_FIFO_ALMOST_FULL 7 |
kevman | 2:7aab896b1a3b | 72 | #define RX_DATA_OUTPUT 8 |
kevman | 2:7aab896b1a3b | 73 | #define RX_CLOCK_OUTPUT 9 |
kevman | 2:7aab896b1a3b | 74 | #define RX_STATE 10 |
kevman | 2:7aab896b1a3b | 75 | #define STATE_OTHER_THAN_SLEEP_OR_STANDBY 11 |
kevman | 2:7aab896b1a3b | 76 | #define STANDBY_STATE 12 |
kevman | 2:7aab896b1a3b | 77 | #define ANTENNA_SWITCH 13 |
kevman | 2:7aab896b1a3b | 78 | #define VALID_PREAMBLE_DETECTED 14 |
kevman | 2:7aab896b1a3b | 79 | #define SYNC_WORD_DETECTED 15 |
kevman | 2:7aab896b1a3b | 80 | #define RSSI_ABOVE_THRESHOLD 16 |
kevman | 2:7aab896b1a3b | 81 | #define TXRX_MODE_INDICATOR 18 |
kevman | 2:7aab896b1a3b | 82 | #define VDD 19 |
kevman | 2:7aab896b1a3b | 83 | #define GND 20 |
kevman | 2:7aab896b1a3b | 84 | #define SMPS_ENABLE 21 |
kevman | 2:7aab896b1a3b | 85 | #define SLEEP_STATE 22 |
kevman | 2:7aab896b1a3b | 86 | #define READY_STATE 23 |
kevman | 2:7aab896b1a3b | 87 | #define LOCK_STATE 24 |
kevman | 2:7aab896b1a3b | 88 | #define WAIT_LOCK_DETECTOR 25 |
kevman | 2:7aab896b1a3b | 89 | #define TX_DATA_OOK 26 |
kevman | 2:7aab896b1a3b | 90 | #define WAIT_READY 27 |
kevman | 2:7aab896b1a3b | 91 | #define WAIT_TIMER_EXPIRATION 28 |
kevman | 2:7aab896b1a3b | 92 | #define END_OF_CALIBRATION 29 |
kevman | 2:7aab896b1a3b | 93 | #define ENABLE_SYNTH_BLOCK 30 |
kevman | 2:7aab896b1a3b | 94 | |
kevman | 2:7aab896b1a3b | 95 | // RF registers |
kevman | 2:7aab896b1a3b | 96 | #define GPIO0_CONF 0x00 |
kevman | 2:7aab896b1a3b | 97 | #define GPIO1_CONF 0x01 |
kevman | 2:7aab896b1a3b | 98 | #define GPIO2_CONF 0x02 |
kevman | 2:7aab896b1a3b | 99 | #define GPIO3_CONF 0x03 |
kevman | 2:7aab896b1a3b | 100 | #define SYNT3 0x05 |
kevman | 2:7aab896b1a3b | 101 | #define SYNT2 0x06 |
kevman | 2:7aab896b1a3b | 102 | #define SYNT1 0x07 |
kevman | 2:7aab896b1a3b | 103 | #define SYNT0 0x08 |
kevman | 2:7aab896b1a3b | 104 | #define IF_OFFSET_ANA 0x09 |
kevman | 2:7aab896b1a3b | 105 | #define IF_OFFSET_DIG 0x0A |
kevman | 2:7aab896b1a3b | 106 | #define CHSPACE 0x0C |
kevman | 2:7aab896b1a3b | 107 | #define CHNUM 0x0D |
kevman | 2:7aab896b1a3b | 108 | #define MOD4 0x0E |
kevman | 2:7aab896b1a3b | 109 | #define MOD3 0x0F |
kevman | 2:7aab896b1a3b | 110 | #define MOD2 0x10 |
kevman | 2:7aab896b1a3b | 111 | #define MOD1 0x11 |
kevman | 2:7aab896b1a3b | 112 | #define MOD0 0x12 |
kevman | 2:7aab896b1a3b | 113 | #define CHFLT 0x13 |
kevman | 2:7aab896b1a3b | 114 | #define AFC2 0x14 |
kevman | 2:7aab896b1a3b | 115 | #define AFC1 0x15 |
kevman | 2:7aab896b1a3b | 116 | #define AFC0 0x16 |
kevman | 2:7aab896b1a3b | 117 | #define RSSI_FLT 0x17 |
kevman | 2:7aab896b1a3b | 118 | #define RSSI_TH 0x18 |
kevman | 2:7aab896b1a3b | 119 | #define AGCCTRL4 0x1A |
kevman | 2:7aab896b1a3b | 120 | #define AGCCTRL3 0x1B |
kevman | 2:7aab896b1a3b | 121 | #define AGCCTRL2 0x1C |
kevman | 2:7aab896b1a3b | 122 | #define AGCCTRL1 0x1D |
kevman | 2:7aab896b1a3b | 123 | #define AGCCTRL0 0x1E |
kevman | 2:7aab896b1a3b | 124 | #define ANT_SELECT_CONF 0x1F |
kevman | 2:7aab896b1a3b | 125 | #define CLOCKREC2 0x20 |
kevman | 2:7aab896b1a3b | 126 | #define CLOCKREC1 0x21 |
kevman | 2:7aab896b1a3b | 127 | #define PCKTCTRL6 0x2B |
kevman | 2:7aab896b1a3b | 128 | #define PCKTCTRL5 0x2C |
kevman | 2:7aab896b1a3b | 129 | #define PCKTCTRL4 0x2D |
kevman | 2:7aab896b1a3b | 130 | #define PCKTCTRL3 0x2E |
kevman | 2:7aab896b1a3b | 131 | #define PCKTCTRL2 0x2F |
kevman | 2:7aab896b1a3b | 132 | #define PCKTCTRL1 0x30 |
kevman | 2:7aab896b1a3b | 133 | #define PCKTLEN1 0x31 |
kevman | 2:7aab896b1a3b | 134 | #define PCKTLEN0 0x32 |
kevman | 2:7aab896b1a3b | 135 | #define SYNC3 0x33 |
kevman | 2:7aab896b1a3b | 136 | #define SYNC2 0x34 |
kevman | 2:7aab896b1a3b | 137 | #define SYNC1 0x35 |
kevman | 2:7aab896b1a3b | 138 | #define SYNC0 0x36 |
kevman | 2:7aab896b1a3b | 139 | #define QI 0x37 |
kevman | 2:7aab896b1a3b | 140 | #define PCKT_PSTMBL 0x38 |
kevman | 2:7aab896b1a3b | 141 | #define PROTOCOL2 0x39 |
kevman | 2:7aab896b1a3b | 142 | #define PROTOCOL1 0x3A |
kevman | 2:7aab896b1a3b | 143 | #define PROTOCOL0 0x3B |
kevman | 2:7aab896b1a3b | 144 | #define FIFO_CONFIG3 0x3C |
kevman | 2:7aab896b1a3b | 145 | #define FIFO_CONFIG2 0x3D |
kevman | 2:7aab896b1a3b | 146 | #define FIFO_CONFIG1 0x3E |
kevman | 2:7aab896b1a3b | 147 | #define FIFO_CONFIG0 0x3F |
kevman | 2:7aab896b1a3b | 148 | #define PCKT_FLT_OPTIONS 0x40 |
kevman | 2:7aab896b1a3b | 149 | #define PCKT_FLT_GOALS4 0x41 |
kevman | 2:7aab896b1a3b | 150 | #define PCKT_FLT_GOALS3 0x42 |
kevman | 2:7aab896b1a3b | 151 | #define PCKT_FLT_GOALS2 0x43 |
kevman | 2:7aab896b1a3b | 152 | #define PCKT_FLT_GOALS1 0x44 |
kevman | 2:7aab896b1a3b | 153 | #define PCKT_FLT_GOALS0 0x45 |
kevman | 2:7aab896b1a3b | 154 | #define TIMERS5 0x46 |
kevman | 2:7aab896b1a3b | 155 | #define TIMERS4 0x47 |
kevman | 2:7aab896b1a3b | 156 | #define TIMERS3 0x48 |
kevman | 2:7aab896b1a3b | 157 | #define TIMERS2 0x49 |
kevman | 2:7aab896b1a3b | 158 | #define TIMERS1 0x4A |
kevman | 2:7aab896b1a3b | 159 | #define TIMERS0 0x4B |
kevman | 2:7aab896b1a3b | 160 | #define CSMA_CONF3 0x4C |
kevman | 2:7aab896b1a3b | 161 | #define CSMA_CONF2 0x4D |
kevman | 2:7aab896b1a3b | 162 | #define CSMA_CONF1 0x4E |
kevman | 2:7aab896b1a3b | 163 | #define CSMA_CONF0 0x4F |
kevman | 2:7aab896b1a3b | 164 | #define IRQ_MASK3 0x50 |
kevman | 2:7aab896b1a3b | 165 | #define IRQ_MASK2 0x51 |
kevman | 2:7aab896b1a3b | 166 | #define IRQ_MASK1 0x52 |
kevman | 2:7aab896b1a3b | 167 | #define IRQ_MASK0 0x53 |
kevman | 2:7aab896b1a3b | 168 | #define FAST_RX_TIMER 0x54 |
kevman | 2:7aab896b1a3b | 169 | #define PA_POWER8 0x5A |
kevman | 2:7aab896b1a3b | 170 | #define PA_POWER7 0x5B |
kevman | 2:7aab896b1a3b | 171 | #define PA_POWER6 0x5C |
kevman | 2:7aab896b1a3b | 172 | #define PA_POWER5 0x5D |
kevman | 2:7aab896b1a3b | 173 | #define PA_POWER4 0x5E |
kevman | 2:7aab896b1a3b | 174 | #define PA_POWER3 0x5F |
kevman | 2:7aab896b1a3b | 175 | #define PA_POWER2 0x60 |
kevman | 2:7aab896b1a3b | 176 | #define PA_POWER1 0x61 |
kevman | 2:7aab896b1a3b | 177 | #define PA_POWER0 0x62 |
kevman | 2:7aab896b1a3b | 178 | #define PA_CONFIG1 0x63 |
kevman | 2:7aab896b1a3b | 179 | #define PA_CONFIG0 0x64 |
kevman | 2:7aab896b1a3b | 180 | #define SYNTH_CONFIG2 0x65 |
kevman | 2:7aab896b1a3b | 181 | #define VCO_CONFIG 0x68 |
kevman | 2:7aab896b1a3b | 182 | #define VCO_CALIBR_IN2 0x69 |
kevman | 2:7aab896b1a3b | 183 | #define VCO_CALIBR_IN1 0x6A |
kevman | 2:7aab896b1a3b | 184 | #define VCO_CALIBR_IN0 0x6B |
kevman | 2:7aab896b1a3b | 185 | #define XO_RCO_CONF1 0x6C |
kevman | 2:7aab896b1a3b | 186 | #define XO_RCO_CONF0 0x6D |
kevman | 2:7aab896b1a3b | 187 | #define RCO_CALIBR_CONF3 0x6E |
kevman | 2:7aab896b1a3b | 188 | #define RCO_CALIBR_CONF2 0x6F |
kevman | 2:7aab896b1a3b | 189 | #define PM_CONF4 0x75 |
kevman | 2:7aab896b1a3b | 190 | #define PM_CONF3 0x76 |
kevman | 2:7aab896b1a3b | 191 | #define PM_CONF2 0x77 |
kevman | 2:7aab896b1a3b | 192 | #define PM_CONF1 0x78 |
kevman | 2:7aab896b1a3b | 193 | #define PM_CONF0 0x79 |
kevman | 2:7aab896b1a3b | 194 | #define MC_STATE1 0x8D |
kevman | 2:7aab896b1a3b | 195 | #define MC_STATE0 0x8E |
kevman | 2:7aab896b1a3b | 196 | #define TX_FIFO_STATUS 0x8F |
kevman | 2:7aab896b1a3b | 197 | #define RX_FIFO_STATUS 0x90 |
kevman | 2:7aab896b1a3b | 198 | #define RCO_CALIBR_OUT4 0x94 |
kevman | 2:7aab896b1a3b | 199 | #define RCO_CALIBR_OUT3 0x95 |
kevman | 2:7aab896b1a3b | 200 | #define VCO_CALIBR_OUT1 0x99 |
kevman | 2:7aab896b1a3b | 201 | #define VCO_CALIBR_OUT0 0x9A |
kevman | 2:7aab896b1a3b | 202 | #define TX_PCKT_INFO 0x9C |
kevman | 2:7aab896b1a3b | 203 | #define RX_PCKT_INFO 0x9D |
kevman | 2:7aab896b1a3b | 204 | #define AFC_CORR 0x9E |
kevman | 2:7aab896b1a3b | 205 | #define LINK_QUALIF2 0x9F |
kevman | 2:7aab896b1a3b | 206 | #define LINK_QUALIF1 0xA0 |
kevman | 2:7aab896b1a3b | 207 | #define RSSI_LEVEL 0xA2 |
kevman | 2:7aab896b1a3b | 208 | #define RX_PCKT_LEN1 0xA4 |
kevman | 2:7aab896b1a3b | 209 | #define RX_PCKT_LEN0 0xA5 |
kevman | 2:7aab896b1a3b | 210 | #define CRC_FIELD3 0xA6 |
kevman | 2:7aab896b1a3b | 211 | #define CRC_FIELD2 0xA7 |
kevman | 2:7aab896b1a3b | 212 | #define CRC_FIELD1 0xA8 |
kevman | 2:7aab896b1a3b | 213 | #define CRC_FIELD0 0xA9 |
kevman | 2:7aab896b1a3b | 214 | #define RX_ADDRE_FIELD1 0xAA |
kevman | 2:7aab896b1a3b | 215 | #define RX_ADDRE_FIELD0 0xAB |
kevman | 2:7aab896b1a3b | 216 | #define RSSI_LEVEL_RUN 0xEF |
kevman | 2:7aab896b1a3b | 217 | #define DEVICE_INFO1 0xF0 |
kevman | 2:7aab896b1a3b | 218 | #define DEVICE_INFO0 0xF1 |
kevman | 2:7aab896b1a3b | 219 | #define IRQ_STATUS3 0xFA |
kevman | 2:7aab896b1a3b | 220 | #define IRQ_STATUS2 0xFB |
kevman | 2:7aab896b1a3b | 221 | #define IRQ_STATUS1 0xFC |
kevman | 2:7aab896b1a3b | 222 | #define IRQ_STATUS0 0xFD |
kevman | 2:7aab896b1a3b | 223 | #define TX_FIFO 0xFF |
kevman | 2:7aab896b1a3b | 224 | #define RX_FIFO 0xFF |
kevman | 2:7aab896b1a3b | 225 | |
kevman | 2:7aab896b1a3b | 226 | #define SFD0 0x90 |
kevman | 2:7aab896b1a3b | 227 | #define SFD1 0x4e |
kevman | 2:7aab896b1a3b | 228 | |
kevman | 2:7aab896b1a3b | 229 | #define DEVIATION 125000 |
kevman | 2:7aab896b1a3b | 230 | #define RX_FILTER_BANDWIDTH 540000 |
kevman | 2:7aab896b1a3b | 231 | #define RSSI_THRESHOLD -60 |
kevman | 2:7aab896b1a3b | 232 | |
kevman | 2:7aab896b1a3b | 233 | // PCKTCTRL6 |
kevman | 2:7aab896b1a3b | 234 | #define PCKT_SYNCLEN_FIELD 0xFC |
kevman | 2:7aab896b1a3b | 235 | #define PCKT_SYNCLEN (16 << 2) |
kevman | 2:7aab896b1a3b | 236 | |
kevman | 2:7aab896b1a3b | 237 | // PCKTCTRL5 |
kevman | 2:7aab896b1a3b | 238 | #define PCKT_PREAMBLE_LEN 32 |
kevman | 2:7aab896b1a3b | 239 | |
kevman | 2:7aab896b1a3b | 240 | // PCKTCTRL3 |
kevman | 2:7aab896b1a3b | 241 | #define PCKT_FORMAT_FIELD 0xC0 |
kevman | 2:7aab896b1a3b | 242 | #define PCKT_FORMAT_802_15_4 (1 << 6) |
kevman | 2:7aab896b1a3b | 243 | #define PCKT_RXMODE_FIELD 0x30 |
kevman | 2:7aab896b1a3b | 244 | #define PCKT_RXMODE_NORMAL (0 << 4) |
kevman | 2:7aab896b1a3b | 245 | |
kevman | 2:7aab896b1a3b | 246 | // PCKTCTRL2 |
kevman | 2:7aab896b1a3b | 247 | #define PCKT_FIXVARLEN_FIELD 0x01 |
kevman | 2:7aab896b1a3b | 248 | #define PCKT_VARIABLE_LEN (1 << 0) |
kevman | 2:7aab896b1a3b | 249 | |
kevman | 2:7aab896b1a3b | 250 | // PCKTCTRL1 |
kevman | 2:7aab896b1a3b | 251 | #define PCKT_CRCMODE_FIELD 0xE0 |
kevman | 2:7aab896b1a3b | 252 | #define PCKT_CRCMODE_0X1021 (3 << 5) |
kevman | 2:7aab896b1a3b | 253 | #define PCKT_TXSOURCE_FIELD 0x0C |
kevman | 2:7aab896b1a3b | 254 | #define PCKT_TXSOURCE_NORMAL (0 << 2) |
kevman | 2:7aab896b1a3b | 255 | #define PCKT_WHITENING_FIELD 0x10 |
kevman | 2:7aab896b1a3b | 256 | #define PCKT_WHITENING_ENABLED (1 << 4) |
kevman | 2:7aab896b1a3b | 257 | |
kevman | 2:7aab896b1a3b | 258 | // MOD4 |
kevman | 2:7aab896b1a3b | 259 | #define DATARATE_M_MSB 0x47 |
kevman | 2:7aab896b1a3b | 260 | // MOD3 |
kevman | 2:7aab896b1a3b | 261 | #define DATARATE_M_LSB 0xAE |
kevman | 2:7aab896b1a3b | 262 | |
kevman | 2:7aab896b1a3b | 263 | // MOD2 |
kevman | 2:7aab896b1a3b | 264 | #define MOD_TYPE_FIELD 0xF0 |
kevman | 2:7aab896b1a3b | 265 | #define MOD_2FSK (0 << 4) |
kevman | 2:7aab896b1a3b | 266 | #define MOD_2GFSK (10 << 4) |
kevman | 2:7aab896b1a3b | 267 | #define DATARATE_E_FIELD 0x0F |
kevman | 2:7aab896b1a3b | 268 | #define DATARATE_E (10 << 0) |
kevman | 2:7aab896b1a3b | 269 | |
kevman | 2:7aab896b1a3b | 270 | // MOD1 |
kevman | 2:7aab896b1a3b | 271 | #define FDEV_E_FIELD 0x0F |
kevman | 2:7aab896b1a3b | 272 | |
kevman | 2:7aab896b1a3b | 273 | // QI |
kevman | 2:7aab896b1a3b | 274 | #define PQI_TH_FIELD 0x1E |
kevman | 2:7aab896b1a3b | 275 | #define PQI_TH (8 << 1) |
kevman | 2:7aab896b1a3b | 276 | #define SQI_EN_FIELD 0x01 |
kevman | 2:7aab896b1a3b | 277 | #define SQI_EN (1 << 0) |
kevman | 2:7aab896b1a3b | 278 | |
kevman | 2:7aab896b1a3b | 279 | // SYNT3 |
kevman | 2:7aab896b1a3b | 280 | #define SYNT_FIELD 0x0F |
kevman | 2:7aab896b1a3b | 281 | |
kevman | 2:7aab896b1a3b | 282 | // CHFLT |
kevman | 2:7aab896b1a3b | 283 | #define CHFLT_M_FIELD 0xF0 |
kevman | 2:7aab896b1a3b | 284 | #define CHFLT_E_FIELD 0x0F |
kevman | 2:7aab896b1a3b | 285 | |
kevman | 2:7aab896b1a3b | 286 | // LINK_QUALIF1 |
kevman | 2:7aab896b1a3b | 287 | #define CARRIER_SENSE (1 << 7) |
kevman | 2:7aab896b1a3b | 288 | |
kevman | 2:7aab896b1a3b | 289 | #define SPI_WR_REG 0x00 |
kevman | 2:7aab896b1a3b | 290 | #define SPI_RD_REG 0x01 |
kevman | 2:7aab896b1a3b | 291 | #define SPI_CMD 0x80 |
kevman | 2:7aab896b1a3b | 292 | |
kevman | 2:7aab896b1a3b | 293 | typedef enum { |
kevman | 2:7aab896b1a3b | 294 | S2LP_STATE_STANDBY = 0x02, |
kevman | 2:7aab896b1a3b | 295 | S2LP_STATE_SLEEPA = 0x01, |
kevman | 2:7aab896b1a3b | 296 | S2LP_STATE_SLEEPB = 0x03, |
kevman | 2:7aab896b1a3b | 297 | S2LP_STATE_READY = 0x00, |
kevman | 2:7aab896b1a3b | 298 | S2LP_STATE_LOCK = 0x0C, |
kevman | 2:7aab896b1a3b | 299 | S2LP_STATE_RX = 0x30, |
kevman | 2:7aab896b1a3b | 300 | S2LP_STATE_TX = 0x5C, |
kevman | 2:7aab896b1a3b | 301 | S2LP_STATE_SYNTH_SETUP = 0x50 |
kevman | 2:7aab896b1a3b | 302 | } s2lp_states_e; |
kevman | 2:7aab896b1a3b | 303 | |
kevman | 2:7aab896b1a3b | 304 | typedef enum { |
kevman | 2:7aab896b1a3b | 305 | S2LP_CMD_TX = 0x60, |
kevman | 2:7aab896b1a3b | 306 | S2LP_CMD_RX, |
kevman | 2:7aab896b1a3b | 307 | S2LP_CMD_READY, |
kevman | 2:7aab896b1a3b | 308 | S2LP_CMD_STANDBY, |
kevman | 2:7aab896b1a3b | 309 | S2LP_CMD_SLEEP, |
kevman | 2:7aab896b1a3b | 310 | S2LP_CMD_LOCKRX, |
kevman | 2:7aab896b1a3b | 311 | S2LP_CMD_LOCKTX, |
kevman | 2:7aab896b1a3b | 312 | S2LP_CMD_SABORT, |
kevman | 2:7aab896b1a3b | 313 | S2LP_CMD_LDC_RELOAD, |
kevman | 2:7aab896b1a3b | 314 | S2LP_CMD_SRES = 0x70, |
kevman | 2:7aab896b1a3b | 315 | S2LP_CMD_FLUSHRXFIFO, |
kevman | 2:7aab896b1a3b | 316 | S2LP_CMD_FLUSHTXFIFO, |
kevman | 2:7aab896b1a3b | 317 | S2LP_CMD_SEQUPDATE |
kevman | 2:7aab896b1a3b | 318 | } s2lp_commands_e; |
kevman | 2:7aab896b1a3b | 319 | |
kevman | 2:7aab896b1a3b | 320 | typedef enum { |
kevman | 2:7aab896b1a3b | 321 | RF_IDLE, |
kevman | 2:7aab896b1a3b | 322 | RF_CSMA_STARTED, |
kevman | 2:7aab896b1a3b | 323 | RF_TX_STARTED, |
kevman | 2:7aab896b1a3b | 324 | RF_RX_STARTED, |
kevman | 2:7aab896b1a3b | 325 | RF_TX_ACK |
kevman | 2:7aab896b1a3b | 326 | } rf_states_e; |
kevman | 2:7aab896b1a3b | 327 | |
kevman | 2:7aab896b1a3b | 328 | #ifdef __cplusplus |
kevman | 2:7aab896b1a3b | 329 | } |
kevman | 2:7aab896b1a3b | 330 | #endif |
kevman | 2:7aab896b1a3b | 331 | |
kevman | 2:7aab896b1a3b | 332 | #endif /* S2LPREG_H_ */ |