cc y / mbed

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed by mbed official

TARGET_NUCLEO_F091RC/stm32f0xx_hal_pwr_ex.h@122:f9eeca106725, 2016-07-07 (annotated)

Committer:
Kojto
Date:
Thu Jul 07 14:34:11 2016 +0100
Revision:
122:f9eeca106725
Parent:
108:34e6b704fe68 
Release 122 of the mbed library



Changes:

- new targets - Nucleo L432KC, Beetle, Nucleo F446ZE, Nucleo L011K4

- Thread safety addition - mbed API should contain a statement about thread safety

- critical section API addition

- CAS API (core_util_atomic_incr/decr)

- DEVICE_ are generated from targets.json file, device.h deprecated

- Callback replaces FunctionPointer to provide std like interface

- mbed HAL API docs improvements

- toolchain - prexif attributes with MBED_

            - add new attributes - packed, weak, forcedinline, align

- target.json - contains targets definitions

- ST - L1XX - Cube update to 1.5

     - SPI clock selection fix (clock from APB domain)

     - F7 - Cube update v1.4.0

     - L0 -  baudrate init fix

     - L1 - Cube update v1.5

     - F3 - baudrate init fix, 3 targets CAN support

     - F4 - Cube update v1.12.0, 3 targets CAN support

     - L4XX - Cube update v1.5.1

     - F0 - update Cube to v1.5.0

     - L4 - 2 targets (L476RG/VG) CAN support

- NXP - pwm clock fix for KSDK2 MCU

      - LPC2368 - remove ARM toolchain support - due to regression

      - KSDK2 - fix SPI , I2C address and repeat start

- Silabs - some fixes backported from mbed 3

- Renesas - RZ_A1H - SystemCoreClockUpdate addition

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Kojto 90:cb3d968589d8 1 /**
Kojto 90:cb3d968589d8 2 ******************************************************************************
Kojto 90:cb3d968589d8 3 * @file stm32f0xx_hal_pwr_ex.h
Kojto 90:cb3d968589d8 4 * @author MCD Application Team
Kojto 122:f9eeca106725 5 * @version V1.4.0
Kojto 122:f9eeca106725 6 * @date 27-May-2016
Kojto 90:cb3d968589d8 7 * @brief Header file of PWR HAL Extension module.
Kojto 90:cb3d968589d8 8 ******************************************************************************
Kojto 90:cb3d968589d8 9 * @attention
Kojto 90:cb3d968589d8 10 *
Kojto 122:f9eeca106725 11 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
Kojto 90:cb3d968589d8 12 *
Kojto 90:cb3d968589d8 13 * Redistribution and use in source and binary forms, with or without modification,
Kojto 90:cb3d968589d8 14 * are permitted provided that the following conditions are met:
Kojto 90:cb3d968589d8 15 * 1. Redistributions of source code must retain the above copyright notice,
Kojto 90:cb3d968589d8 16 * this list of conditions and the following disclaimer.
Kojto 90:cb3d968589d8 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
Kojto 90:cb3d968589d8 18 * this list of conditions and the following disclaimer in the documentation
Kojto 90:cb3d968589d8 19 * and/or other materials provided with the distribution.
Kojto 90:cb3d968589d8 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
Kojto 90:cb3d968589d8 21 * may be used to endorse or promote products derived from this software
Kojto 90:cb3d968589d8 22 * without specific prior written permission.
Kojto 90:cb3d968589d8 23 *
Kojto 90:cb3d968589d8 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
Kojto 90:cb3d968589d8 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
Kojto 90:cb3d968589d8 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
Kojto 90:cb3d968589d8 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
Kojto 90:cb3d968589d8 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
Kojto 90:cb3d968589d8 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
Kojto 90:cb3d968589d8 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
Kojto 90:cb3d968589d8 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
Kojto 90:cb3d968589d8 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
Kojto 90:cb3d968589d8 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Kojto 90:cb3d968589d8 34 *
Kojto 90:cb3d968589d8 35 ******************************************************************************
Kojto 90:cb3d968589d8 36 */
Kojto 90:cb3d968589d8 37
Kojto 90:cb3d968589d8 38 /* Define to prevent recursive inclusion -------------------------------------*/
Kojto 90:cb3d968589d8 39 #ifndef __STM32F0xx_HAL_PWR_EX_H
Kojto 90:cb3d968589d8 40 #define __STM32F0xx_HAL_PWR_EX_H
Kojto 90:cb3d968589d8 41
Kojto 90:cb3d968589d8 42 #ifdef __cplusplus
Kojto 90:cb3d968589d8 43 extern "C" {
Kojto 90:cb3d968589d8 44 #endif
Kojto 90:cb3d968589d8 45
Kojto 90:cb3d968589d8 46 /* Includes ------------------------------------------------------------------*/
Kojto 90:cb3d968589d8 47 #include "stm32f0xx_hal_def.h"
Kojto 90:cb3d968589d8 48
Kojto 90:cb3d968589d8 49 /** @addtogroup STM32F0xx_HAL_Driver
Kojto 90:cb3d968589d8 50 * @{
Kojto 90:cb3d968589d8 51 */
Kojto 90:cb3d968589d8 52
Kojto 90:cb3d968589d8 53 /** @addtogroup PWREx
Kojto 90:cb3d968589d8 54 * @{
Kojto 90:cb3d968589d8 55 */
Kojto 90:cb3d968589d8 56
Kojto 90:cb3d968589d8 57 /* Exported types ------------------------------------------------------------*/
Kojto 90:cb3d968589d8 58
Kojto 90:cb3d968589d8 59 /** @defgroup PWREx_Exported_Types PWREx Exported Types
Kojto 90:cb3d968589d8 60 * @{
Kojto 90:cb3d968589d8 61 */
Kojto 90:cb3d968589d8 62
Kojto 90:cb3d968589d8 63 #if defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || \
Kojto 90:cb3d968589d8 64 defined (STM32F071xB) || defined (STM32F072xB) || \
Kojto 90:cb3d968589d8 65 defined (STM32F091xC)
Kojto 90:cb3d968589d8 66
Kojto 90:cb3d968589d8 67 /**
Kojto 90:cb3d968589d8 68 * @brief PWR PVD configuration structure definition
Kojto 90:cb3d968589d8 69 */
Kojto 90:cb3d968589d8 70 typedef struct
Kojto 90:cb3d968589d8 71 {
Kojto 90:cb3d968589d8 72 uint32_t PVDLevel; /*!< PVDLevel: Specifies the PVD detection level
Kojto 90:cb3d968589d8 73 This parameter can be a value of @ref PWREx_PVD_detection_level */
Kojto 90:cb3d968589d8 74
Kojto 90:cb3d968589d8 75 uint32_t Mode; /*!< Mode: Specifies the operating mode for the selected pins.
Kojto 90:cb3d968589d8 76 This parameter can be a value of @ref PWREx_PVD_Mode */
Kojto 90:cb3d968589d8 77 }PWR_PVDTypeDef;
Kojto 90:cb3d968589d8 78
Kojto 90:cb3d968589d8 79 #endif /* defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || */
Kojto 90:cb3d968589d8 80 /* defined (STM32F071xB) || defined (STM32F072xB) || */
Kojto 90:cb3d968589d8 81 /* defined (STM32F091xC) */
Kojto 90:cb3d968589d8 82 /**
Kojto 90:cb3d968589d8 83 * @}
Kojto 90:cb3d968589d8 84 */
Kojto 90:cb3d968589d8 85 /* Exported constants --------------------------------------------------------*/
Kojto 90:cb3d968589d8 86
Kojto 90:cb3d968589d8 87 /** @defgroup PWREx_Exported_Constants PWREx Exported Constants
Kojto 90:cb3d968589d8 88 * @{
Kojto 90:cb3d968589d8 89 */
Kojto 90:cb3d968589d8 90
Kojto 90:cb3d968589d8 91
Kojto 90:cb3d968589d8 92 /** @defgroup PWREx_WakeUp_Pins PWREx Wakeup Pins
Kojto 90:cb3d968589d8 93 * @{
Kojto 90:cb3d968589d8 94 */
Kojto 122:f9eeca106725 95 #if defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx) || \
Kojto 122:f9eeca106725 96 defined (STM32F091xC) || defined (STM32F098xx)
Kojto 122:f9eeca106725 97 #define PWR_WAKEUP_PIN1 ((uint32_t)PWR_CSR_EWUP1)
Kojto 122:f9eeca106725 98 #define PWR_WAKEUP_PIN2 ((uint32_t)PWR_CSR_EWUP2)
Kojto 122:f9eeca106725 99 #define PWR_WAKEUP_PIN3 ((uint32_t)PWR_CSR_EWUP3)
Kojto 122:f9eeca106725 100 #define PWR_WAKEUP_PIN4 ((uint32_t)PWR_CSR_EWUP4)
Kojto 122:f9eeca106725 101 #define PWR_WAKEUP_PIN5 ((uint32_t)PWR_CSR_EWUP5)
Kojto 122:f9eeca106725 102 #define PWR_WAKEUP_PIN6 ((uint32_t)PWR_CSR_EWUP6)
Kojto 122:f9eeca106725 103 #define PWR_WAKEUP_PIN7 ((uint32_t)PWR_CSR_EWUP7)
Kojto 122:f9eeca106725 104 #define PWR_WAKEUP_PIN8 ((uint32_t)PWR_CSR_EWUP8)
Kojto 90:cb3d968589d8 105
Kojto 90:cb3d968589d8 106 #define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || \
Kojto 90:cb3d968589d8 107 ((PIN) == PWR_WAKEUP_PIN2) || \
Kojto 90:cb3d968589d8 108 ((PIN) == PWR_WAKEUP_PIN3) || \
Kojto 90:cb3d968589d8 109 ((PIN) == PWR_WAKEUP_PIN4) || \
Kojto 90:cb3d968589d8 110 ((PIN) == PWR_WAKEUP_PIN5) || \
Kojto 90:cb3d968589d8 111 ((PIN) == PWR_WAKEUP_PIN6) || \
Kojto 90:cb3d968589d8 112 ((PIN) == PWR_WAKEUP_PIN7) || \
Kojto 90:cb3d968589d8 113 ((PIN) == PWR_WAKEUP_PIN8))
Kojto 122:f9eeca106725 114
Kojto 122:f9eeca106725 115 #elif defined(STM32F030xC) || defined (STM32F070xB)
Kojto 122:f9eeca106725 116 #define PWR_WAKEUP_PIN1 ((uint32_t)PWR_CSR_EWUP1)
Kojto 122:f9eeca106725 117 #define PWR_WAKEUP_PIN2 ((uint32_t)PWR_CSR_EWUP2)
Kojto 122:f9eeca106725 118 #define PWR_WAKEUP_PIN4 ((uint32_t)PWR_CSR_EWUP4)
Kojto 122:f9eeca106725 119 #define PWR_WAKEUP_PIN5 ((uint32_t)PWR_CSR_EWUP5)
Kojto 122:f9eeca106725 120 #define PWR_WAKEUP_PIN6 ((uint32_t)PWR_CSR_EWUP6)
Kojto 122:f9eeca106725 121 #define PWR_WAKEUP_PIN7 ((uint32_t)PWR_CSR_EWUP7)
Kojto 122:f9eeca106725 122
Kojto 122:f9eeca106725 123 #define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || \
Kojto 122:f9eeca106725 124 ((PIN) == PWR_WAKEUP_PIN2) || \
Kojto 122:f9eeca106725 125 ((PIN) == PWR_WAKEUP_PIN4) || \
Kojto 122:f9eeca106725 126 ((PIN) == PWR_WAKEUP_PIN5) || \
Kojto 122:f9eeca106725 127 ((PIN) == PWR_WAKEUP_PIN6) || \
Kojto 122:f9eeca106725 128 ((PIN) == PWR_WAKEUP_PIN7))
Kojto 122:f9eeca106725 129
Kojto 122:f9eeca106725 130 #elif defined(STM32F042x6) || defined (STM32F048xx)
Kojto 122:f9eeca106725 131 #define PWR_WAKEUP_PIN1 ((uint32_t)PWR_CSR_EWUP1)
Kojto 122:f9eeca106725 132 #define PWR_WAKEUP_PIN2 ((uint32_t)PWR_CSR_EWUP2)
Kojto 122:f9eeca106725 133 #define PWR_WAKEUP_PIN4 ((uint32_t)PWR_CSR_EWUP4)
Kojto 122:f9eeca106725 134 #define PWR_WAKEUP_PIN6 ((uint32_t)PWR_CSR_EWUP6)
Kojto 122:f9eeca106725 135 #define PWR_WAKEUP_PIN7 ((uint32_t)PWR_CSR_EWUP7)
Kojto 122:f9eeca106725 136
Kojto 122:f9eeca106725 137 #define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || \
Kojto 122:f9eeca106725 138 ((PIN) == PWR_WAKEUP_PIN2) || \
Kojto 122:f9eeca106725 139 ((PIN) == PWR_WAKEUP_PIN4) || \
Kojto 122:f9eeca106725 140 ((PIN) == PWR_WAKEUP_PIN6) || \
Kojto 122:f9eeca106725 141 ((PIN) == PWR_WAKEUP_PIN7))
Kojto 122:f9eeca106725 142
Kojto 122:f9eeca106725 143 #else
Kojto 122:f9eeca106725 144 #define PWR_WAKEUP_PIN1 ((uint32_t)PWR_CSR_EWUP1)
Kojto 122:f9eeca106725 145 #define PWR_WAKEUP_PIN2 ((uint32_t)PWR_CSR_EWUP2)
Kojto 122:f9eeca106725 146
Kojto 90:cb3d968589d8 147
Kojto 90:cb3d968589d8 148 #define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || \
Kojto 90:cb3d968589d8 149 ((PIN) == PWR_WAKEUP_PIN2))
Kojto 122:f9eeca106725 150
Kojto 122:f9eeca106725 151 #endif
Kojto 122:f9eeca106725 152
Kojto 90:cb3d968589d8 153 /**
Kojto 90:cb3d968589d8 154 * @}
Kojto 90:cb3d968589d8 155 */
Kojto 90:cb3d968589d8 156
Kojto 90:cb3d968589d8 157 /** @defgroup PWREx_EXTI_Line PWREx EXTI Line
Kojto 90:cb3d968589d8 158 * @{
Kojto 90:cb3d968589d8 159 */
Kojto 90:cb3d968589d8 160 #if defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || \
Kojto 90:cb3d968589d8 161 defined (STM32F071xB) || defined (STM32F072xB) || \
Kojto 90:cb3d968589d8 162 defined (STM32F091xC)
Kojto 90:cb3d968589d8 163
Kojto 108:34e6b704fe68 164 #define PWR_EXTI_LINE_PVD ((uint32_t)EXTI_IMR_MR16) /*!< External interrupt line 16 Connected to the PVD EXTI Line */
Kojto 90:cb3d968589d8 165
Kojto 90:cb3d968589d8 166 #endif /* defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || */
Kojto 90:cb3d968589d8 167 /* defined (STM32F071xB) || defined (STM32F072xB) || */
Kojto 90:cb3d968589d8 168 /* defined (STM32F091xC) */
Kojto 90:cb3d968589d8 169
Kojto 90:cb3d968589d8 170 #if defined (STM32F042x6) || defined (STM32F048xx) || \
Kojto 90:cb3d968589d8 171 defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx) || \
Kojto 90:cb3d968589d8 172 defined (STM32F091xC) || defined (STM32F098xx)
Kojto 90:cb3d968589d8 173
Kojto 108:34e6b704fe68 174 #define PWR_EXTI_LINE_VDDIO2 ((uint32_t)EXTI_IMR_MR31) /*!< External interrupt line 31 Connected to the Vddio2 Monitor EXTI Line */
Kojto 90:cb3d968589d8 175
Kojto 93:e188a91d3eaa 176 #endif /* defined (STM32F042x6) || defined (STM32F048xx) ||\
Kojto 90:cb3d968589d8 177 defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx) || \
Kojto 93:e188a91d3eaa 178 defined (STM32F091xC) || defined (STM32F098xx) ||*/
Kojto 90:cb3d968589d8 179 /**
Kojto 90:cb3d968589d8 180 * @}
Kojto 90:cb3d968589d8 181 */
Kojto 90:cb3d968589d8 182
Kojto 90:cb3d968589d8 183 #if defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || \
Kojto 90:cb3d968589d8 184 defined (STM32F071xB) || defined (STM32F072xB) || \
Kojto 90:cb3d968589d8 185 defined (STM32F091xC)
Kojto 90:cb3d968589d8 186 /** @defgroup PWREx_PVD_detection_level PWREx PVD detection level
Kojto 90:cb3d968589d8 187 * @{
Kojto 90:cb3d968589d8 188 */
Kojto 90:cb3d968589d8 189 #define PWR_PVDLEVEL_0 PWR_CR_PLS_LEV0
Kojto 90:cb3d968589d8 190 #define PWR_PVDLEVEL_1 PWR_CR_PLS_LEV1
Kojto 90:cb3d968589d8 191 #define PWR_PVDLEVEL_2 PWR_CR_PLS_LEV2
Kojto 90:cb3d968589d8 192 #define PWR_PVDLEVEL_3 PWR_CR_PLS_LEV3
Kojto 90:cb3d968589d8 193 #define PWR_PVDLEVEL_4 PWR_CR_PLS_LEV4
Kojto 90:cb3d968589d8 194 #define PWR_PVDLEVEL_5 PWR_CR_PLS_LEV5
Kojto 90:cb3d968589d8 195 #define PWR_PVDLEVEL_6 PWR_CR_PLS_LEV6
Kojto 90:cb3d968589d8 196 #define PWR_PVDLEVEL_7 PWR_CR_PLS_LEV7
Kojto 90:cb3d968589d8 197 #define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| \
Kojto 90:cb3d968589d8 198 ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| \
Kojto 90:cb3d968589d8 199 ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| \
Kojto 90:cb3d968589d8 200 ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))
Kojto 90:cb3d968589d8 201 /**
Kojto 90:cb3d968589d8 202 * @}
Kojto 90:cb3d968589d8 203 */
Kojto 90:cb3d968589d8 204
Kojto 90:cb3d968589d8 205 /** @defgroup PWREx_PVD_Mode PWREx PVD Mode
Kojto 90:cb3d968589d8 206 * @{
Kojto 90:cb3d968589d8 207 */
Kojto 90:cb3d968589d8 208 #define PWR_PVD_MODE_NORMAL ((uint32_t)0x00000000) /*!< basic mode is used */
Kojto 90:cb3d968589d8 209 #define PWR_PVD_MODE_IT_RISING ((uint32_t)0x00010001) /*!< External Interrupt Mode with Rising edge trigger detection */
Kojto 90:cb3d968589d8 210 #define PWR_PVD_MODE_IT_FALLING ((uint32_t)0x00010002) /*!< External Interrupt Mode with Falling edge trigger detection */
Kojto 90:cb3d968589d8 211 #define PWR_PVD_MODE_IT_RISING_FALLING ((uint32_t)0x00010003) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */
Kojto 90:cb3d968589d8 212 #define PWR_PVD_MODE_EVENT_RISING ((uint32_t)0x00020001) /*!< Event Mode with Rising edge trigger detection */
Kojto 90:cb3d968589d8 213 #define PWR_PVD_MODE_EVENT_FALLING ((uint32_t)0x00020002) /*!< Event Mode with Falling edge trigger detection */
Kojto 90:cb3d968589d8 214 #define PWR_PVD_MODE_EVENT_RISING_FALLING ((uint32_t)0x00020003) /*!< Event Mode with Rising/Falling edge trigger detection */
Kojto 90:cb3d968589d8 215
Kojto 90:cb3d968589d8 216 #define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || \
Kojto 90:cb3d968589d8 217 ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || \
Kojto 90:cb3d968589d8 218 ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || \
Kojto 90:cb3d968589d8 219 ((MODE) == PWR_PVD_MODE_NORMAL))
Kojto 90:cb3d968589d8 220 /**
Kojto 90:cb3d968589d8 221 * @}
Kojto 90:cb3d968589d8 222 */
Kojto 90:cb3d968589d8 223 #endif /* defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || */
Kojto 90:cb3d968589d8 224 /* defined (STM32F071xB) || defined (STM32F072xB) || */
Kojto 90:cb3d968589d8 225 /* defined (STM32F091xC) */
Kojto 90:cb3d968589d8 226
Kojto 90:cb3d968589d8 227 /** @defgroup PWREx_Flag PWREx Flag
Kojto 90:cb3d968589d8 228 * @{
Kojto 90:cb3d968589d8 229 */
Kojto 90:cb3d968589d8 230 #if defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || \
Kojto 90:cb3d968589d8 231 defined (STM32F071xB) || defined (STM32F072xB) || \
Kojto 90:cb3d968589d8 232 defined (STM32F091xC)
Kojto 90:cb3d968589d8 233
Kojto 90:cb3d968589d8 234 #define PWR_FLAG_WU PWR_CSR_WUF
Kojto 90:cb3d968589d8 235 #define PWR_FLAG_SB PWR_CSR_SBF
Kojto 90:cb3d968589d8 236 #define PWR_FLAG_PVDO PWR_CSR_PVDO
Kojto 90:cb3d968589d8 237 #define PWR_FLAG_VREFINTRDY PWR_CSR_VREFINTRDYF
Kojto 93:e188a91d3eaa 238 #elif defined (STM32F070x6) || defined (STM32F070xB) || defined (STM32F030xC)
Kojto 93:e188a91d3eaa 239 #define PWR_FLAG_WU PWR_CSR_WUF
Kojto 93:e188a91d3eaa 240 #define PWR_FLAG_SB PWR_CSR_SBF
Kojto 93:e188a91d3eaa 241 #define PWR_FLAG_VREFINTRDY PWR_CSR_VREFINTRDYF
Kojto 90:cb3d968589d8 242 #else
Kojto 90:cb3d968589d8 243 #define PWR_FLAG_WU PWR_CSR_WUF
Kojto 90:cb3d968589d8 244 #define PWR_FLAG_SB PWR_CSR_SBF
Kojto 90:cb3d968589d8 245
Kojto 90:cb3d968589d8 246 #endif /* defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || */
Kojto 90:cb3d968589d8 247 /* defined (STM32F071xB) || defined (STM32F072xB) || */
Kojto 90:cb3d968589d8 248 /* defined (STM32F091xC) */
Kojto 90:cb3d968589d8 249 /**
Kojto 90:cb3d968589d8 250 * @}
Kojto 90:cb3d968589d8 251 */
Kojto 90:cb3d968589d8 252
Kojto 90:cb3d968589d8 253 /**
Kojto 90:cb3d968589d8 254 * @}
Kojto 90:cb3d968589d8 255 */
Kojto 90:cb3d968589d8 256
Kojto 90:cb3d968589d8 257 /* Exported macro ------------------------------------------------------------*/
Kojto 90:cb3d968589d8 258 /** @defgroup PWREx_Exported_Macros PWREx Exported Macros
Kojto 90:cb3d968589d8 259 * @{
Kojto 90:cb3d968589d8 260 */
Kojto 90:cb3d968589d8 261 #if defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || \
Kojto 90:cb3d968589d8 262 defined (STM32F071xB) || defined (STM32F072xB) || \
Kojto 90:cb3d968589d8 263 defined (STM32F091xC)
Kojto 90:cb3d968589d8 264 /**
Kojto 90:cb3d968589d8 265 * @brief Enable interrupt on PVD Exti Line 16.
Kojto 90:cb3d968589d8 266 * @retval None.
Kojto 90:cb3d968589d8 267 */
Kojto 90:cb3d968589d8 268 #define __HAL_PWR_PVD_EXTI_ENABLE_IT() (EXTI->IMR |= (PWR_EXTI_LINE_PVD))
Kojto 90:cb3d968589d8 269
Kojto 90:cb3d968589d8 270 /**
Kojto 90:cb3d968589d8 271 * @brief Disable interrupt on PVD Exti Line 16.
Kojto 90:cb3d968589d8 272 * @retval None.
Kojto 90:cb3d968589d8 273 */
Kojto 90:cb3d968589d8 274 #define __HAL_PWR_PVD_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD))
Kojto 90:cb3d968589d8 275
Kojto 90:cb3d968589d8 276 /**
Kojto 90:cb3d968589d8 277 * @brief Enable event on PVD Exti Line 16.
Kojto 90:cb3d968589d8 278 * @retval None.
Kojto 90:cb3d968589d8 279 */
Kojto 90:cb3d968589d8 280 #define __HAL_PWR_PVD_EXTI_ENABLE_EVENT() (EXTI->EMR |= (PWR_EXTI_LINE_PVD))
Kojto 90:cb3d968589d8 281
Kojto 90:cb3d968589d8 282 /**
Kojto 90:cb3d968589d8 283 * @brief Disable event on PVD Exti Line 16.
Kojto 90:cb3d968589d8 284 * @retval None.
Kojto 90:cb3d968589d8 285 */
Kojto 90:cb3d968589d8 286 #define __HAL_PWR_PVD_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD))
Kojto 90:cb3d968589d8 287
Kojto 90:cb3d968589d8 288 /**
Kojto 108:34e6b704fe68 289 * @brief Disable the PVD Extended Interrupt Rising Trigger.
Kojto 108:34e6b704fe68 290 * @retval None.
Kojto 108:34e6b704fe68 291 */
Kojto 108:34e6b704fe68 292 #define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
Kojto 108:34e6b704fe68 293
Kojto 108:34e6b704fe68 294 /**
Kojto 108:34e6b704fe68 295 * @brief Disable the PVD Extended Interrupt Falling Trigger.
Kojto 90:cb3d968589d8 296 * @retval None.
Kojto 90:cb3d968589d8 297 */
Kojto 108:34e6b704fe68 298 #define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
Kojto 108:34e6b704fe68 299
Kojto 108:34e6b704fe68 300 /**
Kojto 108:34e6b704fe68 301 * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger.
Kojto 108:34e6b704fe68 302 * @retval None
Kojto 108:34e6b704fe68 303 */
Kojto 108:34e6b704fe68 304 #define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
Kojto 108:34e6b704fe68 305
Kojto 90:cb3d968589d8 306
Kojto 90:cb3d968589d8 307 /**
Kojto 90:cb3d968589d8 308 * @brief PVD EXTI line configuration: set falling edge trigger.
Kojto 90:cb3d968589d8 309 * @retval None.
Kojto 90:cb3d968589d8 310 */
Kojto 108:34e6b704fe68 311 #define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() EXTI->FTSR |= (PWR_EXTI_LINE_PVD)
Kojto 90:cb3d968589d8 312
Kojto 90:cb3d968589d8 313 /**
Kojto 90:cb3d968589d8 314 * @brief PVD EXTI line configuration: set rising edge trigger.
Kojto 90:cb3d968589d8 315 * @retval None.
Kojto 90:cb3d968589d8 316 */
Kojto 108:34e6b704fe68 317 #define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() EXTI->RTSR |= (PWR_EXTI_LINE_PVD)
Kojto 108:34e6b704fe68 318
Kojto 108:34e6b704fe68 319 /**
Kojto 108:34e6b704fe68 320 * @brief Enable the PVD Extended Interrupt Rising & Falling Trigger.
Kojto 108:34e6b704fe68 321 * @retval None
Kojto 108:34e6b704fe68 322 */
Kojto 108:34e6b704fe68 323 #define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
Kojto 90:cb3d968589d8 324
Kojto 90:cb3d968589d8 325 /**
Kojto 90:cb3d968589d8 326 * @brief Check whether the specified PVD EXTI interrupt flag is set or not.
Kojto 90:cb3d968589d8 327 * @retval EXTI PVD Line Status.
Kojto 90:cb3d968589d8 328 */
Kojto 90:cb3d968589d8 329 #define __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD))
Kojto 90:cb3d968589d8 330
Kojto 90:cb3d968589d8 331 /**
Kojto 90:cb3d968589d8 332 * @brief Clear the PVD EXTI flag.
Kojto 90:cb3d968589d8 333 * @retval None.
Kojto 90:cb3d968589d8 334 */
Kojto 90:cb3d968589d8 335 #define __HAL_PWR_PVD_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_PVD))
Kojto 90:cb3d968589d8 336
Kojto 90:cb3d968589d8 337 /**
Kojto 90:cb3d968589d8 338 * @brief Generate a Software interrupt on selected EXTI line.
Kojto 90:cb3d968589d8 339 * @retval None.
Kojto 90:cb3d968589d8 340 */
Kojto 90:cb3d968589d8 341 #define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD))
Kojto 90:cb3d968589d8 342
Kojto 90:cb3d968589d8 343 #endif /* defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || */
Kojto 90:cb3d968589d8 344 /* defined (STM32F071xB) || defined (STM32F072xB) || */
Kojto 90:cb3d968589d8 345 /* defined (STM32F091xC) */
Kojto 90:cb3d968589d8 346
Kojto 90:cb3d968589d8 347
Kojto 90:cb3d968589d8 348 #if defined (STM32F042x6) || defined (STM32F048xx) || \
Kojto 90:cb3d968589d8 349 defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx) || \
Kojto 90:cb3d968589d8 350 defined (STM32F091xC) || defined (STM32F098xx)
Kojto 90:cb3d968589d8 351 /**
Kojto 90:cb3d968589d8 352 * @brief Enable interrupt on Vddio2 Monitor Exti Line 31.
Kojto 90:cb3d968589d8 353 * @retval None.
Kojto 90:cb3d968589d8 354 */
Kojto 90:cb3d968589d8 355 #define __HAL_PWR_VDDIO2_EXTI_ENABLE_IT() (EXTI->IMR |= (PWR_EXTI_LINE_VDDIO2))
Kojto 90:cb3d968589d8 356
Kojto 90:cb3d968589d8 357 /**
Kojto 90:cb3d968589d8 358 * @brief Disable interrupt on Vddio2 Monitor Exti Line 31.
Kojto 90:cb3d968589d8 359 * @retval None.
Kojto 90:cb3d968589d8 360 */
Kojto 90:cb3d968589d8 361 #define __HAL_PWR_VDDIO2_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_VDDIO2))
Kojto 90:cb3d968589d8 362
Kojto 90:cb3d968589d8 363 /**
Kojto 90:cb3d968589d8 364 * @brief Vddio2 Monitor EXTI line configuration: clear falling edge and rising edge trigger.
Kojto 90:cb3d968589d8 365 * @retval None.
Kojto 90:cb3d968589d8 366 */
Kojto 122:f9eeca106725 367 #define __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE() \
Kojto 122:f9eeca106725 368 do{ \
Kojto 122:f9eeca106725 369 EXTI->FTSR &= ~(PWR_EXTI_LINE_VDDIO2); \
Kojto 122:f9eeca106725 370 EXTI->RTSR &= ~(PWR_EXTI_LINE_VDDIO2); \
Kojto 122:f9eeca106725 371 } while(0)
Kojto 122:f9eeca106725 372
Kojto 90:cb3d968589d8 373 /**
Kojto 90:cb3d968589d8 374 * @brief Vddio2 Monitor EXTI line configuration: set falling edge trigger.
Kojto 90:cb3d968589d8 375 * @retval None.
Kojto 90:cb3d968589d8 376 */
Kojto 108:34e6b704fe68 377 #define __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE() EXTI->FTSR |= (PWR_EXTI_LINE_VDDIO2)
Kojto 90:cb3d968589d8 378
Kojto 90:cb3d968589d8 379 /**
Kojto 90:cb3d968589d8 380 * @brief Check whether the specified VDDIO2 monitor EXTI interrupt flag is set or not.
Kojto 90:cb3d968589d8 381 * @retval EXTI VDDIO2 Monitor Line Status.
Kojto 90:cb3d968589d8 382 */
Kojto 90:cb3d968589d8 383 #define __HAL_PWR_VDDIO2_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_VDDIO2))
Kojto 90:cb3d968589d8 384
Kojto 90:cb3d968589d8 385 /**
Kojto 90:cb3d968589d8 386 * @brief Clear the VDDIO2 Monitor EXTI flag.
Kojto 90:cb3d968589d8 387 * @retval None.
Kojto 90:cb3d968589d8 388 */
Kojto 90:cb3d968589d8 389 #define __HAL_PWR_VDDIO2_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_VDDIO2))
Kojto 90:cb3d968589d8 390
Kojto 90:cb3d968589d8 391 /**
Kojto 90:cb3d968589d8 392 * @brief Generate a Software interrupt on selected EXTI line.
Kojto 90:cb3d968589d8 393 * @retval None.
Kojto 90:cb3d968589d8 394 */
Kojto 90:cb3d968589d8 395 #define __HAL_PWR_VDDIO2_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_VDDIO2))
Kojto 90:cb3d968589d8 396
Kojto 90:cb3d968589d8 397
Kojto 93:e188a91d3eaa 398 #endif /* defined (STM32F042x6) || defined (STM32F048xx) ||\
Kojto 90:cb3d968589d8 399 defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx) || \
Kojto 90:cb3d968589d8 400 defined (STM32F091xC) || defined (STM32F098xx) */
Kojto 90:cb3d968589d8 401
Kojto 90:cb3d968589d8 402 /**
Kojto 90:cb3d968589d8 403 * @}
Kojto 90:cb3d968589d8 404 */
Kojto 90:cb3d968589d8 405
Kojto 90:cb3d968589d8 406 /* Exported functions --------------------------------------------------------*/
Kojto 90:cb3d968589d8 407
Kojto 90:cb3d968589d8 408 /** @addtogroup PWREx_Exported_Functions PWREx Exported Functions
Kojto 90:cb3d968589d8 409 * @{
Kojto 90:cb3d968589d8 410 */
Kojto 90:cb3d968589d8 411
Kojto 90:cb3d968589d8 412 /** @addtogroup PWREx_Exported_Functions_Group1
Kojto 90:cb3d968589d8 413 * @{
Kojto 90:cb3d968589d8 414 */
Kojto 90:cb3d968589d8 415 /* I/O operation functions ***************************************************/
Kojto 90:cb3d968589d8 416 #if defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || \
Kojto 90:cb3d968589d8 417 defined (STM32F071xB) || defined (STM32F072xB) || \
Kojto 90:cb3d968589d8 418 defined (STM32F091xC)
Kojto 90:cb3d968589d8 419 void HAL_PWR_PVD_IRQHandler(void);
Kojto 90:cb3d968589d8 420 void HAL_PWR_PVDCallback(void);
Kojto 90:cb3d968589d8 421 #endif /* defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || */
Kojto 90:cb3d968589d8 422 /* defined (STM32F071xB) || defined (STM32F072xB) || */
Kojto 90:cb3d968589d8 423 /* defined (STM32F091xC) */
Kojto 90:cb3d968589d8 424
Kojto 90:cb3d968589d8 425 #if defined (STM32F042x6) || defined (STM32F048xx) || \
Kojto 90:cb3d968589d8 426 defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx) || \
Kojto 90:cb3d968589d8 427 defined (STM32F091xC) || defined (STM32F098xx)
Kojto 108:34e6b704fe68 428 void HAL_PWREx_Vddio2Monitor_IRQHandler(void);
Kojto 108:34e6b704fe68 429 void HAL_PWREx_Vddio2MonitorCallback(void);
Kojto 90:cb3d968589d8 430 #endif /* defined (STM32F042x6) || defined (STM32F048xx) || \
Kojto 90:cb3d968589d8 431 defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx) || \
Kojto 90:cb3d968589d8 432 defined (STM32F091xC) || defined (STM32F098xx) */
Kojto 90:cb3d968589d8 433
Kojto 90:cb3d968589d8 434 /* Peripheral Control functions **********************************************/
Kojto 90:cb3d968589d8 435 #if defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || \
Kojto 90:cb3d968589d8 436 defined (STM32F071xB) || defined (STM32F072xB) || \
Kojto 90:cb3d968589d8 437 defined (STM32F091xC)
Kojto 108:34e6b704fe68 438 void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD);
Kojto 90:cb3d968589d8 439 void HAL_PWR_EnablePVD(void);
Kojto 90:cb3d968589d8 440 void HAL_PWR_DisablePVD(void);
Kojto 90:cb3d968589d8 441 #endif /* defined (STM32F031x6) || defined (STM32F042x6) || defined (STM32F051x8) || */
Kojto 90:cb3d968589d8 442 /* defined (STM32F071xB) || defined (STM32F072xB) || */
Kojto 90:cb3d968589d8 443 /* defined (STM32F091xC) */
Kojto 90:cb3d968589d8 444
Kojto 90:cb3d968589d8 445 #if defined (STM32F042x6) || defined (STM32F048xx) || \
Kojto 90:cb3d968589d8 446 defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx) || \
Kojto 90:cb3d968589d8 447 defined (STM32F091xC) || defined (STM32F098xx)
Kojto 108:34e6b704fe68 448 void HAL_PWREx_EnableVddio2Monitor(void);
Kojto 108:34e6b704fe68 449 void HAL_PWREx_DisableVddio2Monitor(void);
Kojto 90:cb3d968589d8 450 #endif /* defined (STM32F042x6) || defined (STM32F048xx) || \
Kojto 90:cb3d968589d8 451 defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx) || \
Kojto 90:cb3d968589d8 452 defined (STM32F091xC) || defined (STM32F098xx) */
Kojto 90:cb3d968589d8 453
Kojto 90:cb3d968589d8 454 /**
Kojto 90:cb3d968589d8 455 * @}
Kojto 90:cb3d968589d8 456 */
Kojto 90:cb3d968589d8 457
Kojto 90:cb3d968589d8 458 /**
Kojto 90:cb3d968589d8 459 * @}
Kojto 90:cb3d968589d8 460 */
Kojto 90:cb3d968589d8 461
Kojto 90:cb3d968589d8 462 /**
Kojto 90:cb3d968589d8 463 * @}
Kojto 90:cb3d968589d8 464 */
Kojto 90:cb3d968589d8 465
Kojto 90:cb3d968589d8 466 /**
Kojto 90:cb3d968589d8 467 * @}
Kojto 90:cb3d968589d8 468 */
Kojto 90:cb3d968589d8 469
Kojto 90:cb3d968589d8 470 #ifdef __cplusplus
Kojto 90:cb3d968589d8 471 }
Kojto 90:cb3d968589d8 472 #endif
Kojto 90:cb3d968589d8 473
Kojto 90:cb3d968589d8 474 #endif /* __STM32F0xx_HAL_PWR_EX_H */
Kojto 90:cb3d968589d8 475
Kojto 90:cb3d968589d8 476 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
Kojto 90:cb3d968589d8 477