cc y / mbed

ads1115 only

Fork of mbed by mbed official

TARGET_NUCLEO_L486RG/TOOLCHAIN_IAR/stm32l476xx.icf@128:9bcdf88f62b0, 2016-10-27 (annotated)

Committer:
<>
Date:
Thu Oct 27 16:45:56 2016 +0100
Revision:
128:9bcdf88f62b0
Release 128 of the mbed library



Ports for Upcoming Targets





Fixes and Changes



2966: Add kw24 support https://github.com/ARMmbed/mbed-os/pull/2966

3068: MultiTech mDot - clean up PeripheralPins.c and add new pin names https://github.com/ARMmbed/mbed-os/pull/3068

3089: Kinetis HAL: Remove clock initialization code from serial and ticker  https://github.com/ARMmbed/mbed-os/pull/3089

2943: [NRF5] NVIC_SetVector functionality https://github.com/ARMmbed/mbed-os/pull/2943

2938: InterruptIn changes in NCS36510 HAL. https://github.com/ARMmbed/mbed-os/pull/2938

3108: Fix sleep function for NRF52. https://github.com/ARMmbed/mbed-os/pull/3108

3076: STM32F1: Correct timer master value reading https://github.com/ARMmbed/mbed-os/pull/3076

3085: Add LOWPOWERTIMER capability for NUCLEO_F303ZE https://github.com/ARMmbed/mbed-os/pull/3085

3046: [BEETLE] Update BLE stack on Beetle board https://github.com/ARMmbed/mbed-os/pull/3046

3122: [Silicon Labs] Update of Silicon Labs HAL https://github.com/ARMmbed/mbed-os/pull/3122

3022: OnSemi RAM usage fix https://github.com/ARMmbed/mbed-os/pull/3022

3121: STM32F3: Correct UART4 and UART5 defines when using DEVICE_SERIAL_ASYNCH https://github.com/ARMmbed/mbed-os/pull/3121

3142: Targets- NUMAKER_PFM_NUC47216 remove mbed 2 https://github.com/ARMmbed/mbed-os/pull/3142

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 128:9bcdf88f62b0 1 /* [ROM = 1024kb = 0x100000] */
<> 128:9bcdf88f62b0 2 define symbol __intvec_start__ = 0x08000000;
<> 128:9bcdf88f62b0 3 define symbol __region_ROM_start__ = 0x08000000;
<> 128:9bcdf88f62b0 4 define symbol __region_ROM_end__ = 0x080FFFFF;
<> 128:9bcdf88f62b0 5
<> 128:9bcdf88f62b0 6 /* [RAM = 96kb + 32kb = 0x20000] */
<> 128:9bcdf88f62b0 7 /* Vector table dynamic copy: Total: 98 vectors = 392 bytes (0x188) to be reserved in RAM */
<> 128:9bcdf88f62b0 8 define symbol __NVIC_start__ = 0x10000000;
<> 128:9bcdf88f62b0 9 define symbol __NVIC_end__ = 0x10000187; /* Aligned on 8 bytes (392 = 49 x 8) */
<> 128:9bcdf88f62b0 10 define symbol __region_SRAM2_start__ = 0x10000188;
<> 128:9bcdf88f62b0 11 define symbol __region_SRAM2_end__ = 0x10007FFF;
<> 128:9bcdf88f62b0 12 define symbol __region_SRAM1_start__ = 0x20000000;
<> 128:9bcdf88f62b0 13 define symbol __region_SRAM1_end__ = 0x20017FFF;
<> 128:9bcdf88f62b0 14
<> 128:9bcdf88f62b0 15 /* Memory regions */
<> 128:9bcdf88f62b0 16 define memory mem with size = 4G;
<> 128:9bcdf88f62b0 17 define region ROM_region = mem:[from __region_ROM_start__ to __region_ROM_end__];
<> 128:9bcdf88f62b0 18 define region SRAM2_region = mem:[from __region_SRAM2_start__ to __region_SRAM2_end__];
<> 128:9bcdf88f62b0 19 define region SRAM1_region = mem:[from __region_SRAM1_start__ to __region_SRAM1_end__];
<> 128:9bcdf88f62b0 20
<> 128:9bcdf88f62b0 21 /* Stack 1/8 and Heap 1/4 of RAM */
<> 128:9bcdf88f62b0 22 define symbol __size_cstack__ = 0x4000;
<> 128:9bcdf88f62b0 23 define symbol __size_heap__ = 0x8000;
<> 128:9bcdf88f62b0 24 define block CSTACK with alignment = 8, size = __size_cstack__ { };
<> 128:9bcdf88f62b0 25 define block HEAP with alignment = 8, size = __size_heap__ { };
<> 128:9bcdf88f62b0 26 define block STACKHEAP with fixed order { block HEAP, block CSTACK };
<> 128:9bcdf88f62b0 27
<> 128:9bcdf88f62b0 28 initialize by copy with packing = zeros { readwrite };
<> 128:9bcdf88f62b0 29 do not initialize { section .noinit };
<> 128:9bcdf88f62b0 30
<> 128:9bcdf88f62b0 31 place at address mem:__intvec_start__ { readonly section .intvec };
<> 128:9bcdf88f62b0 32
<> 128:9bcdf88f62b0 33 place in ROM_region { readonly };
<> 128:9bcdf88f62b0 34 place in SRAM1_region { readwrite, block STACKHEAP };
<> 128:9bcdf88f62b0 35 place in SRAM2_region { };