cc y / mbed

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed by mbed official

TARGET_NUCLEO_F401RE/stm32f4xx_hal_spi.h@122:f9eeca106725, 2016-07-07 (annotated)

Committer:
Kojto
Date:
Thu Jul 07 14:34:11 2016 +0100
Revision:
122:f9eeca106725
Parent:
110:165afa46840b 
Release 122 of the mbed library



Changes:

- new targets - Nucleo L432KC, Beetle, Nucleo F446ZE, Nucleo L011K4

- Thread safety addition - mbed API should contain a statement about thread safety

- critical section API addition

- CAS API (core_util_atomic_incr/decr)

- DEVICE_ are generated from targets.json file, device.h deprecated

- Callback replaces FunctionPointer to provide std like interface

- mbed HAL API docs improvements

- toolchain - prexif attributes with MBED_

            - add new attributes - packed, weak, forcedinline, align

- target.json - contains targets definitions

- ST - L1XX - Cube update to 1.5

     - SPI clock selection fix (clock from APB domain)

     - F7 - Cube update v1.4.0

     - L0 -  baudrate init fix

     - L1 - Cube update v1.5

     - F3 - baudrate init fix, 3 targets CAN support

     - F4 - Cube update v1.12.0, 3 targets CAN support

     - L4XX - Cube update v1.5.1

     - F0 - update Cube to v1.5.0

     - L4 - 2 targets (L476RG/VG) CAN support

- NXP - pwm clock fix for KSDK2 MCU

      - LPC2368 - remove ARM toolchain support - due to regression

      - KSDK2 - fix SPI , I2C address and repeat start

- Silabs - some fixes backported from mbed 3

- Renesas - RZ_A1H - SystemCoreClockUpdate addition

Who changed what in which revision?

UserRevisionLine numberNew contents of line
emilmont 77:869cf507173a 1 /**
emilmont 77:869cf507173a 2 ******************************************************************************
emilmont 77:869cf507173a 3 * @file stm32f4xx_hal_spi.h
emilmont 77:869cf507173a 4 * @author MCD Application Team
Kojto 122:f9eeca106725 5 * @version V1.5.0
Kojto 122:f9eeca106725 6 * @date 06-May-2016
emilmont 77:869cf507173a 7 * @brief Header file of SPI HAL module.
emilmont 77:869cf507173a 8 ******************************************************************************
emilmont 77:869cf507173a 9 * @attention
emilmont 77:869cf507173a 10 *
Kojto 122:f9eeca106725 11 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
emilmont 77:869cf507173a 12 *
emilmont 77:869cf507173a 13 * Redistribution and use in source and binary forms, with or without modification,
emilmont 77:869cf507173a 14 * are permitted provided that the following conditions are met:
emilmont 77:869cf507173a 15 * 1. Redistributions of source code must retain the above copyright notice,
emilmont 77:869cf507173a 16 * this list of conditions and the following disclaimer.
emilmont 77:869cf507173a 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
emilmont 77:869cf507173a 18 * this list of conditions and the following disclaimer in the documentation
emilmont 77:869cf507173a 19 * and/or other materials provided with the distribution.
emilmont 77:869cf507173a 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
emilmont 77:869cf507173a 21 * may be used to endorse or promote products derived from this software
emilmont 77:869cf507173a 22 * without specific prior written permission.
emilmont 77:869cf507173a 23 *
emilmont 77:869cf507173a 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
emilmont 77:869cf507173a 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
emilmont 77:869cf507173a 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
emilmont 77:869cf507173a 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
emilmont 77:869cf507173a 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
emilmont 77:869cf507173a 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
emilmont 77:869cf507173a 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
emilmont 77:869cf507173a 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
emilmont 77:869cf507173a 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
emilmont 77:869cf507173a 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
emilmont 77:869cf507173a 34 *
emilmont 77:869cf507173a 35 ******************************************************************************
Kojto 122:f9eeca106725 36 */
emilmont 77:869cf507173a 37
emilmont 77:869cf507173a 38 /* Define to prevent recursive inclusion -------------------------------------*/
emilmont 77:869cf507173a 39 #ifndef __STM32F4xx_HAL_SPI_H
emilmont 77:869cf507173a 40 #define __STM32F4xx_HAL_SPI_H
emilmont 77:869cf507173a 41
emilmont 77:869cf507173a 42 #ifdef __cplusplus
emilmont 77:869cf507173a 43 extern "C" {
emilmont 77:869cf507173a 44 #endif
emilmont 77:869cf507173a 45
emilmont 77:869cf507173a 46 /* Includes ------------------------------------------------------------------*/
Kojto 122:f9eeca106725 47 #include "stm32f4xx_hal_def.h"
emilmont 77:869cf507173a 48
emilmont 77:869cf507173a 49 /** @addtogroup STM32F4xx_HAL_Driver
emilmont 77:869cf507173a 50 * @{
emilmont 77:869cf507173a 51 */
emilmont 77:869cf507173a 52
emilmont 77:869cf507173a 53 /** @addtogroup SPI
emilmont 77:869cf507173a 54 * @{
emilmont 77:869cf507173a 55 */
emilmont 77:869cf507173a 56
emilmont 77:869cf507173a 57 /* Exported types ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 58 /** @defgroup SPI_Exported_Types SPI Exported Types
Kojto 99:dbbf35b96557 59 * @{
Kojto 99:dbbf35b96557 60 */
Kojto 122:f9eeca106725 61
Kojto 122:f9eeca106725 62 /**
Kojto 122:f9eeca106725 63 * @brief SPI Configuration Structure definition
emilmont 77:869cf507173a 64 */
emilmont 77:869cf507173a 65 typedef struct
emilmont 77:869cf507173a 66 {
emilmont 77:869cf507173a 67 uint32_t Mode; /*!< Specifies the SPI operating mode.
Kojto 122:f9eeca106725 68 This parameter can be a value of @ref SPI_Mode */
emilmont 77:869cf507173a 69
Kojto 122:f9eeca106725 70 uint32_t Direction; /*!< Specifies the SPI bidirectional mode state.
Kojto 122:f9eeca106725 71 This parameter can be a value of @ref SPI_Direction */
emilmont 77:869cf507173a 72
emilmont 77:869cf507173a 73 uint32_t DataSize; /*!< Specifies the SPI data size.
Kojto 122:f9eeca106725 74 This parameter can be a value of @ref SPI_Data_Size */
emilmont 77:869cf507173a 75
emilmont 77:869cf507173a 76 uint32_t CLKPolarity; /*!< Specifies the serial clock steady state.
emilmont 77:869cf507173a 77 This parameter can be a value of @ref SPI_Clock_Polarity */
emilmont 77:869cf507173a 78
emilmont 77:869cf507173a 79 uint32_t CLKPhase; /*!< Specifies the clock active edge for the bit capture.
emilmont 77:869cf507173a 80 This parameter can be a value of @ref SPI_Clock_Phase */
emilmont 77:869cf507173a 81
emilmont 77:869cf507173a 82 uint32_t NSS; /*!< Specifies whether the NSS signal is managed by
emilmont 77:869cf507173a 83 hardware (NSS pin) or by software using the SSI bit.
emilmont 77:869cf507173a 84 This parameter can be a value of @ref SPI_Slave_Select_management */
emilmont 77:869cf507173a 85
emilmont 77:869cf507173a 86 uint32_t BaudRatePrescaler; /*!< Specifies the Baud Rate prescaler value which will be
emilmont 77:869cf507173a 87 used to configure the transmit and receive SCK clock.
emilmont 77:869cf507173a 88 This parameter can be a value of @ref SPI_BaudRate_Prescaler
emilmont 77:869cf507173a 89 @note The communication clock is derived from the master
Kojto 122:f9eeca106725 90 clock. The slave clock does not need to be set. */
emilmont 77:869cf507173a 91
emilmont 77:869cf507173a 92 uint32_t FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit.
emilmont 77:869cf507173a 93 This parameter can be a value of @ref SPI_MSB_LSB_transmission */
emilmont 77:869cf507173a 94
emilmont 77:869cf507173a 95 uint32_t TIMode; /*!< Specifies if the TI mode is enabled or not.
emilmont 77:869cf507173a 96 This parameter can be a value of @ref SPI_TI_mode */
emilmont 77:869cf507173a 97
emilmont 77:869cf507173a 98 uint32_t CRCCalculation; /*!< Specifies if the CRC calculation is enabled or not.
emilmont 77:869cf507173a 99 This parameter can be a value of @ref SPI_CRC_Calculation */
emilmont 77:869cf507173a 100
emilmont 77:869cf507173a 101 uint32_t CRCPolynomial; /*!< Specifies the polynomial used for the CRC calculation.
emilmont 77:869cf507173a 102 This parameter must be a number between Min_Data = 0 and Max_Data = 65535 */
emilmont 77:869cf507173a 103 }SPI_InitTypeDef;
emilmont 77:869cf507173a 104
emilmont 77:869cf507173a 105 /**
emilmont 77:869cf507173a 106 * @brief HAL SPI State structure definition
emilmont 77:869cf507173a 107 */
emilmont 77:869cf507173a 108 typedef enum
emilmont 77:869cf507173a 109 {
Kojto 122:f9eeca106725 110 HAL_SPI_STATE_RESET = 0x00U, /*!< Peripheral not Initialized */
Kojto 122:f9eeca106725 111 HAL_SPI_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */
Kojto 122:f9eeca106725 112 HAL_SPI_STATE_BUSY = 0x02U, /*!< an internal process is ongoing */
Kojto 122:f9eeca106725 113 HAL_SPI_STATE_BUSY_TX = 0x03U, /*!< Data Transmission process is ongoing */
Kojto 122:f9eeca106725 114 HAL_SPI_STATE_BUSY_RX = 0x04U, /*!< Data Reception process is ongoing */
Kojto 122:f9eeca106725 115 HAL_SPI_STATE_BUSY_TX_RX = 0x05U, /*!< Data Transmission and Reception process is ongoing */
Kojto 122:f9eeca106725 116 HAL_SPI_STATE_ERROR = 0x06U /*!< SPI error state */
emilmont 77:869cf507173a 117 }HAL_SPI_StateTypeDef;
emilmont 77:869cf507173a 118
Kojto 122:f9eeca106725 119 /**
emilmont 77:869cf507173a 120 * @brief SPI handle Structure definition
emilmont 77:869cf507173a 121 */
emilmont 77:869cf507173a 122 typedef struct __SPI_HandleTypeDef
emilmont 77:869cf507173a 123 {
emilmont 77:869cf507173a 124 SPI_TypeDef *Instance; /* SPI registers base address */
emilmont 77:869cf507173a 125
emilmont 77:869cf507173a 126 SPI_InitTypeDef Init; /* SPI communication parameters */
emilmont 77:869cf507173a 127
emilmont 77:869cf507173a 128 uint8_t *pTxBuffPtr; /* Pointer to SPI Tx transfer Buffer */
emilmont 77:869cf507173a 129
Kojto 122:f9eeca106725 130 uint16_t TxXferSize; /* SPI Tx Transfer size */
Kojto 122:f9eeca106725 131
Kojto 122:f9eeca106725 132 __IO uint16_t TxXferCount; /* SPI Tx Transfer Counter */
emilmont 77:869cf507173a 133
emilmont 77:869cf507173a 134 uint8_t *pRxBuffPtr; /* Pointer to SPI Rx transfer Buffer */
emilmont 77:869cf507173a 135
Kojto 122:f9eeca106725 136 uint16_t RxXferSize; /* SPI Rx Transfer size */
emilmont 77:869cf507173a 137
Kojto 122:f9eeca106725 138 __IO uint16_t RxXferCount; /* SPI Rx Transfer Counter */
emilmont 77:869cf507173a 139
emilmont 77:869cf507173a 140 void (*RxISR)(struct __SPI_HandleTypeDef * hspi); /* function pointer on Rx ISR */
emilmont 77:869cf507173a 141
emilmont 77:869cf507173a 142 void (*TxISR)(struct __SPI_HandleTypeDef * hspi); /* function pointer on Tx ISR */
emilmont 77:869cf507173a 143
Kojto 122:f9eeca106725 144 DMA_HandleTypeDef *hdmatx; /* SPI Tx DMA Handle parameters */
Kojto 122:f9eeca106725 145
Kojto 122:f9eeca106725 146 DMA_HandleTypeDef *hdmarx; /* SPI Rx DMA Handle parameters */
Kojto 122:f9eeca106725 147
Kojto 122:f9eeca106725 148 HAL_LockTypeDef Lock; /* Locking object */
emilmont 77:869cf507173a 149
emilmont 77:869cf507173a 150 __IO HAL_SPI_StateTypeDef State; /* SPI communication state */
emilmont 77:869cf507173a 151
Kojto 99:dbbf35b96557 152 __IO uint32_t ErrorCode; /* SPI Error code */
emilmont 77:869cf507173a 153
emilmont 77:869cf507173a 154 }SPI_HandleTypeDef;
Kojto 122:f9eeca106725 155
Kojto 99:dbbf35b96557 156 /**
Kojto 99:dbbf35b96557 157 * @}
Kojto 99:dbbf35b96557 158 */
emilmont 77:869cf507173a 159
emilmont 77:869cf507173a 160 /* Exported constants --------------------------------------------------------*/
Kojto 99:dbbf35b96557 161 /** @defgroup SPI_Exported_Constants SPI Exported Constants
emilmont 77:869cf507173a 162 * @{
emilmont 77:869cf507173a 163 */
emilmont 77:869cf507173a 164
Kojto 99:dbbf35b96557 165 /** @defgroup SPI_Error_Code SPI Error Code
Kojto 99:dbbf35b96557 166 * @{
Kojto 122:f9eeca106725 167 */
Kojto 122:f9eeca106725 168 #define HAL_SPI_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */
Kojto 122:f9eeca106725 169 #define HAL_SPI_ERROR_MODF ((uint32_t)0x00000001U) /*!< MODF error */
Kojto 122:f9eeca106725 170 #define HAL_SPI_ERROR_CRC ((uint32_t)0x00000002U) /*!< CRC error */
Kojto 122:f9eeca106725 171 #define HAL_SPI_ERROR_OVR ((uint32_t)0x00000004U) /*!< OVR error */
Kojto 122:f9eeca106725 172 #define HAL_SPI_ERROR_FRE ((uint32_t)0x00000008U) /*!< FRE error */
Kojto 122:f9eeca106725 173 #define HAL_SPI_ERROR_DMA ((uint32_t)0x00000010U) /*!< DMA transfer error */
Kojto 122:f9eeca106725 174 #define HAL_SPI_ERROR_FLAG ((uint32_t)0x00000020U) /*!< Flag: RXNE,TXE, BSY */
Kojto 99:dbbf35b96557 175 /**
Kojto 99:dbbf35b96557 176 * @}
Kojto 99:dbbf35b96557 177 */
Kojto 99:dbbf35b96557 178
Kojto 122:f9eeca106725 179 /** @defgroup SPI_Mode SPI Mode
emilmont 77:869cf507173a 180 * @{
emilmont 77:869cf507173a 181 */
Kojto 122:f9eeca106725 182 #define SPI_MODE_SLAVE ((uint32_t)0x00000000U)
emilmont 77:869cf507173a 183 #define SPI_MODE_MASTER (SPI_CR1_MSTR | SPI_CR1_SSI)
emilmont 77:869cf507173a 184 /**
emilmont 77:869cf507173a 185 * @}
emilmont 77:869cf507173a 186 */
emilmont 77:869cf507173a 187
Kojto 122:f9eeca106725 188 /** @defgroup SPI_Direction SPI Direction Mode
emilmont 77:869cf507173a 189 * @{
emilmont 77:869cf507173a 190 */
Kojto 122:f9eeca106725 191 #define SPI_DIRECTION_2LINES ((uint32_t)0x00000000U)
Kojto 122:f9eeca106725 192 #define SPI_DIRECTION_2LINES_RXONLY SPI_CR1_RXONLY
Kojto 122:f9eeca106725 193 #define SPI_DIRECTION_1LINE SPI_CR1_BIDIMODE
emilmont 77:869cf507173a 194 /**
emilmont 77:869cf507173a 195 * @}
emilmont 77:869cf507173a 196 */
emilmont 77:869cf507173a 197
Kojto 122:f9eeca106725 198 /** @defgroup SPI_Data_Size SPI Data Size
emilmont 77:869cf507173a 199 * @{
emilmont 77:869cf507173a 200 */
Kojto 122:f9eeca106725 201 #define SPI_DATASIZE_8BIT ((uint32_t)0x00000000U)
emilmont 77:869cf507173a 202 #define SPI_DATASIZE_16BIT SPI_CR1_DFF
emilmont 77:869cf507173a 203 /**
emilmont 77:869cf507173a 204 * @}
Kojto 122:f9eeca106725 205 */
emilmont 77:869cf507173a 206
Kojto 122:f9eeca106725 207 /** @defgroup SPI_Clock_Polarity SPI Clock Polarity
emilmont 77:869cf507173a 208 * @{
emilmont 77:869cf507173a 209 */
Kojto 122:f9eeca106725 210 #define SPI_POLARITY_LOW ((uint32_t)0x00000000U)
emilmont 77:869cf507173a 211 #define SPI_POLARITY_HIGH SPI_CR1_CPOL
emilmont 77:869cf507173a 212 /**
emilmont 77:869cf507173a 213 * @}
emilmont 77:869cf507173a 214 */
emilmont 77:869cf507173a 215
Kojto 99:dbbf35b96557 216 /** @defgroup SPI_Clock_Phase SPI Clock Phase
emilmont 77:869cf507173a 217 * @{
emilmont 77:869cf507173a 218 */
Kojto 122:f9eeca106725 219 #define SPI_PHASE_1EDGE ((uint32_t)0x00000000U)
emilmont 77:869cf507173a 220 #define SPI_PHASE_2EDGE SPI_CR1_CPHA
emilmont 77:869cf507173a 221 /**
emilmont 77:869cf507173a 222 * @}
emilmont 77:869cf507173a 223 */
emilmont 77:869cf507173a 224
Kojto 99:dbbf35b96557 225 /** @defgroup SPI_Slave_Select_management SPI Slave Select Management
emilmont 77:869cf507173a 226 * @{
emilmont 77:869cf507173a 227 */
emilmont 77:869cf507173a 228 #define SPI_NSS_SOFT SPI_CR1_SSM
Kojto 122:f9eeca106725 229 #define SPI_NSS_HARD_INPUT ((uint32_t)0x00000000U)
Kojto 122:f9eeca106725 230 #define SPI_NSS_HARD_OUTPUT ((uint32_t)0x00040000U)
emilmont 77:869cf507173a 231 /**
emilmont 77:869cf507173a 232 * @}
Kojto 122:f9eeca106725 233 */
emilmont 77:869cf507173a 234
Kojto 99:dbbf35b96557 235 /** @defgroup SPI_BaudRate_Prescaler SPI BaudRate Prescaler
emilmont 77:869cf507173a 236 * @{
emilmont 77:869cf507173a 237 */
Kojto 122:f9eeca106725 238 #define SPI_BAUDRATEPRESCALER_2 ((uint32_t)0x00000000U)
Kojto 122:f9eeca106725 239 #define SPI_BAUDRATEPRESCALER_4 ((uint32_t)0x00000008U)
Kojto 122:f9eeca106725 240 #define SPI_BAUDRATEPRESCALER_8 ((uint32_t)0x00000010U)
Kojto 122:f9eeca106725 241 #define SPI_BAUDRATEPRESCALER_16 ((uint32_t)0x00000018U)
Kojto 122:f9eeca106725 242 #define SPI_BAUDRATEPRESCALER_32 ((uint32_t)0x00000020U)
Kojto 122:f9eeca106725 243 #define SPI_BAUDRATEPRESCALER_64 ((uint32_t)0x00000028U)
Kojto 122:f9eeca106725 244 #define SPI_BAUDRATEPRESCALER_128 ((uint32_t)0x00000030U)
Kojto 122:f9eeca106725 245 #define SPI_BAUDRATEPRESCALER_256 ((uint32_t)0x00000038U)
emilmont 77:869cf507173a 246 /**
emilmont 77:869cf507173a 247 * @}
Kojto 122:f9eeca106725 248 */
emilmont 77:869cf507173a 249
Kojto 122:f9eeca106725 250 /** @defgroup SPI_MSB_LSB_transmission SPI MSB LSB Transmission
emilmont 77:869cf507173a 251 * @{
emilmont 77:869cf507173a 252 */
Kojto 122:f9eeca106725 253 #define SPI_FIRSTBIT_MSB ((uint32_t)0x00000000U)
emilmont 77:869cf507173a 254 #define SPI_FIRSTBIT_LSB SPI_CR1_LSBFIRST
emilmont 77:869cf507173a 255 /**
emilmont 77:869cf507173a 256 * @}
emilmont 77:869cf507173a 257 */
emilmont 77:869cf507173a 258
Kojto 99:dbbf35b96557 259 /** @defgroup SPI_TI_mode SPI TI Mode
emilmont 77:869cf507173a 260 * @{
emilmont 77:869cf507173a 261 */
Kojto 122:f9eeca106725 262 #define SPI_TIMODE_DISABLE ((uint32_t)0x00000000U)
Kojto 99:dbbf35b96557 263 #define SPI_TIMODE_ENABLE SPI_CR2_FRF
emilmont 77:869cf507173a 264 /**
emilmont 77:869cf507173a 265 * @}
emilmont 77:869cf507173a 266 */
emilmont 77:869cf507173a 267
Kojto 99:dbbf35b96557 268 /** @defgroup SPI_CRC_Calculation SPI CRC Calculation
emilmont 77:869cf507173a 269 * @{
emilmont 77:869cf507173a 270 */
Kojto 122:f9eeca106725 271 #define SPI_CRCCALCULATION_DISABLE ((uint32_t)0x00000000U)
Kojto 99:dbbf35b96557 272 #define SPI_CRCCALCULATION_ENABLE SPI_CR1_CRCEN
emilmont 77:869cf507173a 273 /**
emilmont 77:869cf507173a 274 * @}
emilmont 77:869cf507173a 275 */
emilmont 77:869cf507173a 276
Kojto 99:dbbf35b96557 277 /** @defgroup SPI_Interrupt_definition SPI Interrupt Definition
emilmont 77:869cf507173a 278 * @{
emilmont 77:869cf507173a 279 */
emilmont 77:869cf507173a 280 #define SPI_IT_TXE SPI_CR2_TXEIE
emilmont 77:869cf507173a 281 #define SPI_IT_RXNE SPI_CR2_RXNEIE
emilmont 77:869cf507173a 282 #define SPI_IT_ERR SPI_CR2_ERRIE
emilmont 77:869cf507173a 283 /**
emilmont 77:869cf507173a 284 * @}
emilmont 77:869cf507173a 285 */
emilmont 77:869cf507173a 286
Kojto 122:f9eeca106725 287 /** @defgroup SPI_Flags_definition SPI Flags Definition
emilmont 77:869cf507173a 288 * @{
emilmont 77:869cf507173a 289 */
Kojto 122:f9eeca106725 290 #define SPI_FLAG_RXNE SPI_SR_RXNE /* SPI status flag: Rx buffer not empty flag */
Kojto 122:f9eeca106725 291 #define SPI_FLAG_TXE SPI_SR_TXE /* SPI status flag: Tx buffer empty flag */
Kojto 122:f9eeca106725 292 #define SPI_FLAG_BSY SPI_SR_BSY /* SPI status flag: Busy flag */
Kojto 122:f9eeca106725 293 #define SPI_FLAG_CRCERR SPI_SR_CRCERR /* SPI Error flag: CRC error flag */
Kojto 122:f9eeca106725 294 #define SPI_FLAG_MODF SPI_SR_MODF /* SPI Error flag: Mode fault flag */
Kojto 122:f9eeca106725 295 #define SPI_FLAG_OVR SPI_SR_OVR /* SPI Error flag: Overrun flag */
Kojto 122:f9eeca106725 296 #define SPI_FLAG_FRE SPI_SR_FRE /* SPI Error flag: TI mode frame format error flag */
emilmont 77:869cf507173a 297 /**
emilmont 77:869cf507173a 298 * @}
emilmont 77:869cf507173a 299 */
emilmont 77:869cf507173a 300
emilmont 77:869cf507173a 301 /**
emilmont 77:869cf507173a 302 * @}
emilmont 77:869cf507173a 303 */
emilmont 77:869cf507173a 304
emilmont 77:869cf507173a 305 /* Exported macro ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 306 /** @defgroup SPI_Exported_Macros SPI Exported Macros
Kojto 99:dbbf35b96557 307 * @{
Kojto 99:dbbf35b96557 308 */
Kojto 122:f9eeca106725 309
Kojto 122:f9eeca106725 310 /** @brief Reset SPI handle state.
Kojto 122:f9eeca106725 311 * @param __HANDLE__: specifies the SPI Handle.
bogdanm 85:024bf7f99721 312 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
bogdanm 85:024bf7f99721 313 * @retval None
bogdanm 85:024bf7f99721 314 */
bogdanm 85:024bf7f99721 315 #define __HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SPI_STATE_RESET)
bogdanm 85:024bf7f99721 316
emilmont 77:869cf507173a 317 /** @brief Enable or disable the specified SPI interrupts.
Kojto 122:f9eeca106725 318 * @param __HANDLE__: specifies the SPI Handle.
emilmont 77:869cf507173a 319 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
emilmont 77:869cf507173a 320 * @param __INTERRUPT__: specifies the interrupt source to enable or disable.
emilmont 77:869cf507173a 321 * This parameter can be one of the following values:
emilmont 77:869cf507173a 322 * @arg SPI_IT_TXE: Tx buffer empty interrupt enable
emilmont 77:869cf507173a 323 * @arg SPI_IT_RXNE: RX buffer not empty interrupt enable
emilmont 77:869cf507173a 324 * @arg SPI_IT_ERR: Error interrupt enable
emilmont 77:869cf507173a 325 * @retval None
emilmont 77:869cf507173a 326 */
emilmont 77:869cf507173a 327 #define __HAL_SPI_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR2 |= (__INTERRUPT__))
emilmont 77:869cf507173a 328 #define __HAL_SPI_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR2 &= (~(__INTERRUPT__)))
emilmont 77:869cf507173a 329
Kojto 122:f9eeca106725 330 /** @brief Check whether the specified SPI interrupt source is enabled or not.
Kojto 122:f9eeca106725 331 * @param __HANDLE__: specifies the SPI Handle.
emilmont 77:869cf507173a 332 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
emilmont 77:869cf507173a 333 * @param __INTERRUPT__: specifies the SPI interrupt source to check.
emilmont 77:869cf507173a 334 * This parameter can be one of the following values:
emilmont 77:869cf507173a 335 * @arg SPI_IT_TXE: Tx buffer empty interrupt enable
emilmont 77:869cf507173a 336 * @arg SPI_IT_RXNE: RX buffer not empty interrupt enable
emilmont 77:869cf507173a 337 * @arg SPI_IT_ERR: Error interrupt enable
emilmont 77:869cf507173a 338 * @retval The new state of __IT__ (TRUE or FALSE).
emilmont 77:869cf507173a 339 */
emilmont 77:869cf507173a 340 #define __HAL_SPI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
emilmont 77:869cf507173a 341
emilmont 77:869cf507173a 342 /** @brief Check whether the specified SPI flag is set or not.
Kojto 122:f9eeca106725 343 * @param __HANDLE__: specifies the SPI Handle.
emilmont 77:869cf507173a 344 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
emilmont 77:869cf507173a 345 * @param __FLAG__: specifies the flag to check.
emilmont 77:869cf507173a 346 * This parameter can be one of the following values:
emilmont 77:869cf507173a 347 * @arg SPI_FLAG_RXNE: Receive buffer not empty flag
emilmont 77:869cf507173a 348 * @arg SPI_FLAG_TXE: Transmit buffer empty flag
emilmont 77:869cf507173a 349 * @arg SPI_FLAG_CRCERR: CRC error flag
emilmont 77:869cf507173a 350 * @arg SPI_FLAG_MODF: Mode fault flag
emilmont 77:869cf507173a 351 * @arg SPI_FLAG_OVR: Overrun flag
emilmont 77:869cf507173a 352 * @arg SPI_FLAG_BSY: Busy flag
Kojto 122:f9eeca106725 353 * @arg SPI_FLAG_FRE: Frame format error flag
emilmont 77:869cf507173a 354 * @retval The new state of __FLAG__ (TRUE or FALSE).
emilmont 77:869cf507173a 355 */
emilmont 77:869cf507173a 356 #define __HAL_SPI_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
emilmont 77:869cf507173a 357
emilmont 77:869cf507173a 358 /** @brief Clear the SPI CRCERR pending flag.
Kojto 122:f9eeca106725 359 * @param __HANDLE__: specifies the SPI Handle.
Kojto 122:f9eeca106725 360 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
Kojto 122:f9eeca106725 361 * @retval None
Kojto 122:f9eeca106725 362 */
Kojto 122:f9eeca106725 363 #define __HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__) ((__HANDLE__)->Instance->SR = (uint16_t)(~SPI_FLAG_CRCERR))
Kojto 122:f9eeca106725 364
Kojto 122:f9eeca106725 365 /** @brief Clear the SPI MODF pending flag.
Kojto 122:f9eeca106725 366 * @param __HANDLE__: specifies the SPI Handle.
Kojto 122:f9eeca106725 367 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
Kojto 122:f9eeca106725 368 * @retval None
Kojto 122:f9eeca106725 369 */
Kojto 122:f9eeca106725 370 #define __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__) \
Kojto 122:f9eeca106725 371 do{ \
Kojto 122:f9eeca106725 372 __IO uint32_t tmpreg_modf = 0x00U; \
Kojto 122:f9eeca106725 373 tmpreg_modf = (__HANDLE__)->Instance->SR; \
Kojto 122:f9eeca106725 374 (__HANDLE__)->Instance->CR1 &= (~SPI_CR1_SPE); \
Kojto 122:f9eeca106725 375 UNUSED(tmpreg_modf); \
Kojto 122:f9eeca106725 376 } while(0)
Kojto 122:f9eeca106725 377
Kojto 122:f9eeca106725 378 /** @brief Clear the SPI OVR pending flag.
Kojto 122:f9eeca106725 379 * @param __HANDLE__: specifies the SPI Handle.
emilmont 77:869cf507173a 380 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
emilmont 77:869cf507173a 381 * @retval None
emilmont 77:869cf507173a 382 */
Kojto 122:f9eeca106725 383 #define __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__) \
Kojto 122:f9eeca106725 384 do{ \
Kojto 122:f9eeca106725 385 __IO uint32_t tmpreg_ovr = 0x00U; \
Kojto 122:f9eeca106725 386 tmpreg_ovr = (__HANDLE__)->Instance->DR; \
Kojto 122:f9eeca106725 387 tmpreg_ovr = (__HANDLE__)->Instance->SR; \
Kojto 122:f9eeca106725 388 UNUSED(tmpreg_ovr); \
Kojto 122:f9eeca106725 389 } while(0)
emilmont 77:869cf507173a 390
Kojto 122:f9eeca106725 391 /** @brief Clear the SPI FRE pending flag.
Kojto 122:f9eeca106725 392 * @param __HANDLE__: specifies the SPI Handle.
Kojto 122:f9eeca106725 393 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
emilmont 77:869cf507173a 394 * @retval None
emilmont 77:869cf507173a 395 */
Kojto 122:f9eeca106725 396 #define __HAL_SPI_CLEAR_FREFLAG(__HANDLE__) \
Kojto 122:f9eeca106725 397 do{ \
Kojto 122:f9eeca106725 398 __IO uint32_t tmpreg_fre = 0x00U; \
Kojto 122:f9eeca106725 399 tmpreg_fre = (__HANDLE__)->Instance->SR; \
Kojto 122:f9eeca106725 400 UNUSED(tmpreg_fre); \
Kojto 122:f9eeca106725 401 }while(0)
emilmont 77:869cf507173a 402
Kojto 122:f9eeca106725 403 /** @brief Enable the SPI peripheral.
Kojto 122:f9eeca106725 404 * @param __HANDLE__: specifies the SPI Handle.
emilmont 77:869cf507173a 405 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
emilmont 77:869cf507173a 406 * @retval None
emilmont 77:869cf507173a 407 */
emilmont 77:869cf507173a 408 #define __HAL_SPI_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= SPI_CR1_SPE)
emilmont 77:869cf507173a 409
Kojto 122:f9eeca106725 410 /** @brief Disable the SPI peripheral.
Kojto 122:f9eeca106725 411 * @param __HANDLE__: specifies the SPI Handle.
Kojto 122:f9eeca106725 412 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
Kojto 99:dbbf35b96557 413 * @retval None
Kojto 99:dbbf35b96557 414 */
Kojto 122:f9eeca106725 415 #define __HAL_SPI_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= (~SPI_CR1_SPE))
Kojto 99:dbbf35b96557 416 /**
Kojto 99:dbbf35b96557 417 * @}
Kojto 99:dbbf35b96557 418 */
Kojto 122:f9eeca106725 419
Kojto 99:dbbf35b96557 420 /* Exported functions --------------------------------------------------------*/
Kojto 99:dbbf35b96557 421 /** @addtogroup SPI_Exported_Functions
Kojto 99:dbbf35b96557 422 * @{
Kojto 99:dbbf35b96557 423 */
emilmont 77:869cf507173a 424
Kojto 99:dbbf35b96557 425 /** @addtogroup SPI_Exported_Functions_Group1
Kojto 99:dbbf35b96557 426 * @{
Kojto 99:dbbf35b96557 427 */
emilmont 77:869cf507173a 428 /* Initialization/de-initialization functions **********************************/
emilmont 77:869cf507173a 429 HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi);
emilmont 77:869cf507173a 430 HAL_StatusTypeDef HAL_SPI_DeInit (SPI_HandleTypeDef *hspi);
emilmont 77:869cf507173a 431 void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi);
emilmont 77:869cf507173a 432 void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi);
Kojto 99:dbbf35b96557 433 /**
Kojto 99:dbbf35b96557 434 * @}
Kojto 99:dbbf35b96557 435 */
emilmont 77:869cf507173a 436
Kojto 99:dbbf35b96557 437 /** @addtogroup SPI_Exported_Functions_Group2
Kojto 99:dbbf35b96557 438 * @{
Kojto 99:dbbf35b96557 439 */
emilmont 77:869cf507173a 440 /* I/O operation functions *****************************************************/
emilmont 77:869cf507173a 441 HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout);
emilmont 77:869cf507173a 442 HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout);
emilmont 77:869cf507173a 443 HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout);
emilmont 77:869cf507173a 444 HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
emilmont 77:869cf507173a 445 HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
emilmont 77:869cf507173a 446 HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size);
emilmont 77:869cf507173a 447 HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
emilmont 77:869cf507173a 448 HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
emilmont 77:869cf507173a 449 HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size);
Kojto 90:cb3d968589d8 450 HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi);
Kojto 90:cb3d968589d8 451 HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi);
Kojto 90:cb3d968589d8 452 HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi);
Kojto 90:cb3d968589d8 453
emilmont 77:869cf507173a 454 void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi);
bogdanm 81:7d30d6019079 455 void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi);
bogdanm 81:7d30d6019079 456 void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi);
bogdanm 81:7d30d6019079 457 void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi);
Kojto 90:cb3d968589d8 458 void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi);
Kojto 90:cb3d968589d8 459 void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi);
Kojto 90:cb3d968589d8 460 void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi);
Kojto 122:f9eeca106725 461 void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi);
Kojto 99:dbbf35b96557 462 /**
Kojto 99:dbbf35b96557 463 * @}
Kojto 99:dbbf35b96557 464 */
Kojto 122:f9eeca106725 465
Kojto 99:dbbf35b96557 466 /** @addtogroup SPI_Exported_Functions_Group3
Kojto 99:dbbf35b96557 467 * @{
Kojto 99:dbbf35b96557 468 */
Kojto 122:f9eeca106725 469 /* Peripheral State and Error functions ***************************************/
emilmont 77:869cf507173a 470 HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi);
Kojto 122:f9eeca106725 471 uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi);
emilmont 77:869cf507173a 472 /**
emilmont 77:869cf507173a 473 * @}
Kojto 122:f9eeca106725 474 */
emilmont 77:869cf507173a 475
emilmont 77:869cf507173a 476 /**
emilmont 77:869cf507173a 477 * @}
emilmont 77:869cf507173a 478 */
Kojto 122:f9eeca106725 479
Kojto 99:dbbf35b96557 480 /* Private types -------------------------------------------------------------*/
Kojto 99:dbbf35b96557 481 /* Private variables ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 482 /* Private constants ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 483
Kojto 99:dbbf35b96557 484 /* Private macros ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 485 /** @defgroup SPI_Private_Macros SPI Private Macros
Kojto 99:dbbf35b96557 486 * @{
Kojto 99:dbbf35b96557 487 */
Kojto 99:dbbf35b96557 488
Kojto 122:f9eeca106725 489 /** @brief Set the SPI transmit-only mode.
Kojto 122:f9eeca106725 490 * @param __HANDLE__: specifies the SPI Handle.
Kojto 122:f9eeca106725 491 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
Kojto 122:f9eeca106725 492 * @retval None
Kojto 122:f9eeca106725 493 */
Kojto 122:f9eeca106725 494 #define SPI_1LINE_TX(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= SPI_CR1_BIDIOE)
Kojto 122:f9eeca106725 495
Kojto 122:f9eeca106725 496 /** @brief Set the SPI receive-only mode.
Kojto 122:f9eeca106725 497 * @param __HANDLE__: specifies the SPI Handle.
Kojto 122:f9eeca106725 498 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
Kojto 122:f9eeca106725 499 * @retval None
Kojto 122:f9eeca106725 500 */
Kojto 122:f9eeca106725 501 #define SPI_1LINE_RX(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= (~SPI_CR1_BIDIOE))
Kojto 122:f9eeca106725 502
Kojto 122:f9eeca106725 503 /** @brief Reset the CRC calculation of the SPI.
Kojto 122:f9eeca106725 504 * @param __HANDLE__: specifies the SPI Handle.
Kojto 122:f9eeca106725 505 * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
Kojto 122:f9eeca106725 506 * @retval None
Kojto 122:f9eeca106725 507 */
Kojto 122:f9eeca106725 508 #define SPI_RESET_CRC(__HANDLE__) do{(__HANDLE__)->Instance->CR1 &= (uint16_t)(~SPI_CR1_CRCEN);\
Kojto 122:f9eeca106725 509 (__HANDLE__)->Instance->CR1 |= SPI_CR1_CRCEN;}while(0)
Kojto 122:f9eeca106725 510
Kojto 99:dbbf35b96557 511 #define IS_SPI_MODE(MODE) (((MODE) == SPI_MODE_SLAVE) || \
Kojto 99:dbbf35b96557 512 ((MODE) == SPI_MODE_MASTER))
Kojto 99:dbbf35b96557 513
Kojto 122:f9eeca106725 514 #define IS_SPI_DIRECTION(MODE) (((MODE) == SPI_DIRECTION_2LINES) || \
Kojto 122:f9eeca106725 515 ((MODE) == SPI_DIRECTION_2LINES_RXONLY) || \
Kojto 122:f9eeca106725 516 ((MODE) == SPI_DIRECTION_1LINE))
Kojto 122:f9eeca106725 517
Kojto 122:f9eeca106725 518 #define IS_SPI_DIRECTION_2LINES(MODE) ((MODE) == SPI_DIRECTION_2LINES)
Kojto 99:dbbf35b96557 519
Kojto 99:dbbf35b96557 520 #define IS_SPI_DIRECTION_2LINES_OR_1LINE(MODE) (((MODE) == SPI_DIRECTION_2LINES) || \
Kojto 99:dbbf35b96557 521 ((MODE) == SPI_DIRECTION_1LINE))
Kojto 99:dbbf35b96557 522
Kojto 99:dbbf35b96557 523 #define IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DATASIZE_16BIT) || \
Kojto 99:dbbf35b96557 524 ((DATASIZE) == SPI_DATASIZE_8BIT))
Kojto 99:dbbf35b96557 525
Kojto 99:dbbf35b96557 526 #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_POLARITY_LOW) || \
Kojto 122:f9eeca106725 527 ((CPOL) == SPI_POLARITY_HIGH))
Kojto 99:dbbf35b96557 528
Kojto 99:dbbf35b96557 529 #define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_PHASE_1EDGE) || \
Kojto 99:dbbf35b96557 530 ((CPHA) == SPI_PHASE_2EDGE))
Kojto 99:dbbf35b96557 531
Kojto 99:dbbf35b96557 532 #define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_SOFT) || \
Kojto 99:dbbf35b96557 533 ((NSS) == SPI_NSS_HARD_INPUT) || \
Kojto 99:dbbf35b96557 534 ((NSS) == SPI_NSS_HARD_OUTPUT))
Kojto 99:dbbf35b96557 535
Kojto 99:dbbf35b96557 536 #define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BAUDRATEPRESCALER_2) || \
Kojto 99:dbbf35b96557 537 ((PRESCALER) == SPI_BAUDRATEPRESCALER_4) || \
Kojto 99:dbbf35b96557 538 ((PRESCALER) == SPI_BAUDRATEPRESCALER_8) || \
Kojto 99:dbbf35b96557 539 ((PRESCALER) == SPI_BAUDRATEPRESCALER_16) || \
Kojto 99:dbbf35b96557 540 ((PRESCALER) == SPI_BAUDRATEPRESCALER_32) || \
Kojto 99:dbbf35b96557 541 ((PRESCALER) == SPI_BAUDRATEPRESCALER_64) || \
Kojto 99:dbbf35b96557 542 ((PRESCALER) == SPI_BAUDRATEPRESCALER_128) || \
Kojto 99:dbbf35b96557 543 ((PRESCALER) == SPI_BAUDRATEPRESCALER_256))
Kojto 99:dbbf35b96557 544
Kojto 99:dbbf35b96557 545 #define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FIRSTBIT_MSB) || \
Kojto 99:dbbf35b96557 546 ((BIT) == SPI_FIRSTBIT_LSB))
Kojto 99:dbbf35b96557 547
Kojto 99:dbbf35b96557 548 #define IS_SPI_TIMODE(MODE) (((MODE) == SPI_TIMODE_DISABLE) || \
Kojto 99:dbbf35b96557 549 ((MODE) == SPI_TIMODE_ENABLE))
Kojto 99:dbbf35b96557 550
Kojto 99:dbbf35b96557 551 #define IS_SPI_CRC_CALCULATION(CALCULATION) (((CALCULATION) == SPI_CRCCALCULATION_DISABLE) || \
Kojto 99:dbbf35b96557 552 ((CALCULATION) == SPI_CRCCALCULATION_ENABLE))
Kojto 99:dbbf35b96557 553
Kojto 122:f9eeca106725 554 #define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) (((POLYNOMIAL) >= 0x01U) && ((POLYNOMIAL) <= 0xFFFFU))
Kojto 99:dbbf35b96557 555
Kojto 99:dbbf35b96557 556 /**
Kojto 99:dbbf35b96557 557 * @}
Kojto 99:dbbf35b96557 558 */
Kojto 99:dbbf35b96557 559
Kojto 99:dbbf35b96557 560 /* Private functions ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 561 /** @defgroup SPI_Private_Functions SPI Private Functions
Kojto 99:dbbf35b96557 562 * @{
Kojto 99:dbbf35b96557 563 */
Kojto 99:dbbf35b96557 564
Kojto 99:dbbf35b96557 565 /**
Kojto 99:dbbf35b96557 566 * @}
Kojto 99:dbbf35b96557 567 */
Kojto 99:dbbf35b96557 568
Kojto 99:dbbf35b96557 569 /**
Kojto 99:dbbf35b96557 570 * @}
Kojto 122:f9eeca106725 571 */
Kojto 99:dbbf35b96557 572
Kojto 99:dbbf35b96557 573 /**
Kojto 99:dbbf35b96557 574 * @}
Kojto 99:dbbf35b96557 575 */
Kojto 99:dbbf35b96557 576
emilmont 77:869cf507173a 577 #ifdef __cplusplus
emilmont 77:869cf507173a 578 }
emilmont 77:869cf507173a 579 #endif
emilmont 77:869cf507173a 580
emilmont 77:869cf507173a 581 #endif /* __STM32F4xx_HAL_SPI_H */
emilmont 77:869cf507173a 582
emilmont 77:869cf507173a 583 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/