cc y / mbed

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed by mbed official

TARGET_ELMO_F411RE/stm32f4xx_hal_pwr.h@122:f9eeca106725, 2016-07-07 (annotated)

Committer:
Kojto
Date:
Thu Jul 07 14:34:11 2016 +0100
Revision:
122:f9eeca106725
Parent:
110:165afa46840b 
Release 122 of the mbed library



Changes:

- new targets - Nucleo L432KC, Beetle, Nucleo F446ZE, Nucleo L011K4

- Thread safety addition - mbed API should contain a statement about thread safety

- critical section API addition

- CAS API (core_util_atomic_incr/decr)

- DEVICE_ are generated from targets.json file, device.h deprecated

- Callback replaces FunctionPointer to provide std like interface

- mbed HAL API docs improvements

- toolchain - prexif attributes with MBED_

            - add new attributes - packed, weak, forcedinline, align

- target.json - contains targets definitions

- ST - L1XX - Cube update to 1.5

     - SPI clock selection fix (clock from APB domain)

     - F7 - Cube update v1.4.0

     - L0 -  baudrate init fix

     - L1 - Cube update v1.5

     - F3 - baudrate init fix, 3 targets CAN support

     - F4 - Cube update v1.12.0, 3 targets CAN support

     - L4XX - Cube update v1.5.1

     - F0 - update Cube to v1.5.0

     - L4 - 2 targets (L476RG/VG) CAN support

- NXP - pwm clock fix for KSDK2 MCU

      - LPC2368 - remove ARM toolchain support - due to regression

      - KSDK2 - fix SPI , I2C address and repeat start

- Silabs - some fixes backported from mbed 3

- Renesas - RZ_A1H - SystemCoreClockUpdate addition

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Kojto 108:34e6b704fe68 1 /**
Kojto 108:34e6b704fe68 2 ******************************************************************************
Kojto 108:34e6b704fe68 3 * @file stm32f4xx_hal_pwr.h
Kojto 108:34e6b704fe68 4 * @author MCD Application Team
Kojto 122:f9eeca106725 5 * @version V1.5.0
Kojto 122:f9eeca106725 6 * @date 06-May-2016
Kojto 108:34e6b704fe68 7 * @brief Header file of PWR HAL module.
Kojto 108:34e6b704fe68 8 ******************************************************************************
Kojto 108:34e6b704fe68 9 * @attention
Kojto 108:34e6b704fe68 10 *
Kojto 122:f9eeca106725 11 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
Kojto 108:34e6b704fe68 12 *
Kojto 108:34e6b704fe68 13 * Redistribution and use in source and binary forms, with or without modification,
Kojto 108:34e6b704fe68 14 * are permitted provided that the following conditions are met:
Kojto 108:34e6b704fe68 15 * 1. Redistributions of source code must retain the above copyright notice,
Kojto 108:34e6b704fe68 16 * this list of conditions and the following disclaimer.
Kojto 108:34e6b704fe68 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
Kojto 108:34e6b704fe68 18 * this list of conditions and the following disclaimer in the documentation
Kojto 108:34e6b704fe68 19 * and/or other materials provided with the distribution.
Kojto 108:34e6b704fe68 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
Kojto 108:34e6b704fe68 21 * may be used to endorse or promote products derived from this software
Kojto 108:34e6b704fe68 22 * without specific prior written permission.
Kojto 108:34e6b704fe68 23 *
Kojto 108:34e6b704fe68 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
Kojto 108:34e6b704fe68 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
Kojto 108:34e6b704fe68 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
Kojto 108:34e6b704fe68 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
Kojto 108:34e6b704fe68 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
Kojto 108:34e6b704fe68 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
Kojto 108:34e6b704fe68 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
Kojto 108:34e6b704fe68 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
Kojto 108:34e6b704fe68 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
Kojto 108:34e6b704fe68 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Kojto 108:34e6b704fe68 34 *
Kojto 108:34e6b704fe68 35 ******************************************************************************
Kojto 108:34e6b704fe68 36 */
Kojto 108:34e6b704fe68 37
Kojto 108:34e6b704fe68 38 /* Define to prevent recursive inclusion -------------------------------------*/
Kojto 108:34e6b704fe68 39 #ifndef __STM32F4xx_HAL_PWR_H
Kojto 108:34e6b704fe68 40 #define __STM32F4xx_HAL_PWR_H
Kojto 108:34e6b704fe68 41
Kojto 108:34e6b704fe68 42 #ifdef __cplusplus
Kojto 108:34e6b704fe68 43 extern "C" {
Kojto 108:34e6b704fe68 44 #endif
Kojto 108:34e6b704fe68 45
Kojto 108:34e6b704fe68 46 /* Includes ------------------------------------------------------------------*/
Kojto 108:34e6b704fe68 47 #include "stm32f4xx_hal_def.h"
Kojto 108:34e6b704fe68 48
Kojto 108:34e6b704fe68 49 /** @addtogroup STM32F4xx_HAL_Driver
Kojto 108:34e6b704fe68 50 * @{
Kojto 108:34e6b704fe68 51 */
Kojto 108:34e6b704fe68 52
Kojto 108:34e6b704fe68 53 /** @addtogroup PWR
Kojto 108:34e6b704fe68 54 * @{
Kojto 108:34e6b704fe68 55 */
Kojto 108:34e6b704fe68 56
Kojto 108:34e6b704fe68 57 /* Exported types ------------------------------------------------------------*/
Kojto 108:34e6b704fe68 58
Kojto 108:34e6b704fe68 59 /** @defgroup PWR_Exported_Types PWR Exported Types
Kojto 108:34e6b704fe68 60 * @{
Kojto 108:34e6b704fe68 61 */
Kojto 108:34e6b704fe68 62
Kojto 108:34e6b704fe68 63 /**
Kojto 108:34e6b704fe68 64 * @brief PWR PVD configuration structure definition
Kojto 108:34e6b704fe68 65 */
Kojto 108:34e6b704fe68 66 typedef struct
Kojto 108:34e6b704fe68 67 {
Kojto 108:34e6b704fe68 68 uint32_t PVDLevel; /*!< PVDLevel: Specifies the PVD detection level.
Kojto 108:34e6b704fe68 69 This parameter can be a value of @ref PWR_PVD_detection_level */
Kojto 108:34e6b704fe68 70
Kojto 108:34e6b704fe68 71 uint32_t Mode; /*!< Mode: Specifies the operating mode for the selected pins.
Kojto 108:34e6b704fe68 72 This parameter can be a value of @ref PWR_PVD_Mode */
Kojto 108:34e6b704fe68 73 }PWR_PVDTypeDef;
Kojto 108:34e6b704fe68 74
Kojto 108:34e6b704fe68 75 /**
Kojto 108:34e6b704fe68 76 * @}
Kojto 108:34e6b704fe68 77 */
Kojto 108:34e6b704fe68 78
Kojto 108:34e6b704fe68 79 /* Exported constants --------------------------------------------------------*/
Kojto 108:34e6b704fe68 80 /** @defgroup PWR_Exported_Constants PWR Exported Constants
Kojto 108:34e6b704fe68 81 * @{
Kojto 108:34e6b704fe68 82 */
Kojto 108:34e6b704fe68 83
Kojto 108:34e6b704fe68 84 /** @defgroup PWR_WakeUp_Pins PWR WakeUp Pins
Kojto 108:34e6b704fe68 85 * @{
Kojto 108:34e6b704fe68 86 */
Kojto 122:f9eeca106725 87 #define PWR_WAKEUP_PIN1 ((uint32_t)0x00000100U)
Kojto 108:34e6b704fe68 88 /**
Kojto 108:34e6b704fe68 89 * @}
Kojto 108:34e6b704fe68 90 */
Kojto 108:34e6b704fe68 91
Kojto 108:34e6b704fe68 92 /** @defgroup PWR_PVD_detection_level PWR PVD detection level
Kojto 108:34e6b704fe68 93 * @{
Kojto 108:34e6b704fe68 94 */
Kojto 108:34e6b704fe68 95 #define PWR_PVDLEVEL_0 PWR_CR_PLS_LEV0
Kojto 108:34e6b704fe68 96 #define PWR_PVDLEVEL_1 PWR_CR_PLS_LEV1
Kojto 108:34e6b704fe68 97 #define PWR_PVDLEVEL_2 PWR_CR_PLS_LEV2
Kojto 108:34e6b704fe68 98 #define PWR_PVDLEVEL_3 PWR_CR_PLS_LEV3
Kojto 108:34e6b704fe68 99 #define PWR_PVDLEVEL_4 PWR_CR_PLS_LEV4
Kojto 108:34e6b704fe68 100 #define PWR_PVDLEVEL_5 PWR_CR_PLS_LEV5
Kojto 108:34e6b704fe68 101 #define PWR_PVDLEVEL_6 PWR_CR_PLS_LEV6
Kojto 108:34e6b704fe68 102 #define PWR_PVDLEVEL_7 PWR_CR_PLS_LEV7/* External input analog voltage
Kojto 108:34e6b704fe68 103 (Compare internally to VREFINT) */
Kojto 108:34e6b704fe68 104 /**
Kojto 108:34e6b704fe68 105 * @}
Kojto 108:34e6b704fe68 106 */
Kojto 108:34e6b704fe68 107
Kojto 108:34e6b704fe68 108 /** @defgroup PWR_PVD_Mode PWR PVD Mode
Kojto 108:34e6b704fe68 109 * @{
Kojto 108:34e6b704fe68 110 */
Kojto 122:f9eeca106725 111 #define PWR_PVD_MODE_NORMAL ((uint32_t)0x00000000U) /*!< basic mode is used */
Kojto 122:f9eeca106725 112 #define PWR_PVD_MODE_IT_RISING ((uint32_t)0x00010001U) /*!< External Interrupt Mode with Rising edge trigger detection */
Kojto 122:f9eeca106725 113 #define PWR_PVD_MODE_IT_FALLING ((uint32_t)0x00010002U) /*!< External Interrupt Mode with Falling edge trigger detection */
Kojto 122:f9eeca106725 114 #define PWR_PVD_MODE_IT_RISING_FALLING ((uint32_t)0x00010003U) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */
Kojto 122:f9eeca106725 115 #define PWR_PVD_MODE_EVENT_RISING ((uint32_t)0x00020001U) /*!< Event Mode with Rising edge trigger detection */
Kojto 122:f9eeca106725 116 #define PWR_PVD_MODE_EVENT_FALLING ((uint32_t)0x00020002U) /*!< Event Mode with Falling edge trigger detection */
Kojto 122:f9eeca106725 117 #define PWR_PVD_MODE_EVENT_RISING_FALLING ((uint32_t)0x00020003U) /*!< Event Mode with Rising/Falling edge trigger detection */
Kojto 108:34e6b704fe68 118 /**
Kojto 108:34e6b704fe68 119 * @}
Kojto 108:34e6b704fe68 120 */
Kojto 108:34e6b704fe68 121
Kojto 108:34e6b704fe68 122
Kojto 108:34e6b704fe68 123 /** @defgroup PWR_Regulator_state_in_STOP_mode PWR Regulator state in SLEEP/STOP mode
Kojto 108:34e6b704fe68 124 * @{
Kojto 108:34e6b704fe68 125 */
Kojto 122:f9eeca106725 126 #define PWR_MAINREGULATOR_ON ((uint32_t)0x00000000U)
Kojto 108:34e6b704fe68 127 #define PWR_LOWPOWERREGULATOR_ON PWR_CR_LPDS
Kojto 108:34e6b704fe68 128 /**
Kojto 108:34e6b704fe68 129 * @}
Kojto 108:34e6b704fe68 130 */
Kojto 108:34e6b704fe68 131
Kojto 108:34e6b704fe68 132 /** @defgroup PWR_SLEEP_mode_entry PWR SLEEP mode entry
Kojto 108:34e6b704fe68 133 * @{
Kojto 108:34e6b704fe68 134 */
Kojto 122:f9eeca106725 135 #define PWR_SLEEPENTRY_WFI ((uint8_t)0x01U)
Kojto 122:f9eeca106725 136 #define PWR_SLEEPENTRY_WFE ((uint8_t)0x02U)
Kojto 108:34e6b704fe68 137 /**
Kojto 108:34e6b704fe68 138 * @}
Kojto 108:34e6b704fe68 139 */
Kojto 108:34e6b704fe68 140
Kojto 108:34e6b704fe68 141 /** @defgroup PWR_STOP_mode_entry PWR STOP mode entry
Kojto 108:34e6b704fe68 142 * @{
Kojto 108:34e6b704fe68 143 */
Kojto 122:f9eeca106725 144 #define PWR_STOPENTRY_WFI ((uint8_t)0x01U)
Kojto 122:f9eeca106725 145 #define PWR_STOPENTRY_WFE ((uint8_t)0x02U)
Kojto 108:34e6b704fe68 146 /**
Kojto 108:34e6b704fe68 147 * @}
Kojto 108:34e6b704fe68 148 */
Kojto 108:34e6b704fe68 149
Kojto 108:34e6b704fe68 150 /** @defgroup PWR_Flag PWR Flag
Kojto 108:34e6b704fe68 151 * @{
Kojto 108:34e6b704fe68 152 */
Kojto 108:34e6b704fe68 153 #define PWR_FLAG_WU PWR_CSR_WUF
Kojto 108:34e6b704fe68 154 #define PWR_FLAG_SB PWR_CSR_SBF
Kojto 108:34e6b704fe68 155 #define PWR_FLAG_PVDO PWR_CSR_PVDO
Kojto 108:34e6b704fe68 156 #define PWR_FLAG_BRR PWR_CSR_BRR
Kojto 108:34e6b704fe68 157 #define PWR_FLAG_VOSRDY PWR_CSR_VOSRDY
Kojto 108:34e6b704fe68 158 /**
Kojto 108:34e6b704fe68 159 * @}
Kojto 108:34e6b704fe68 160 */
Kojto 108:34e6b704fe68 161
Kojto 108:34e6b704fe68 162 /**
Kojto 108:34e6b704fe68 163 * @}
Kojto 108:34e6b704fe68 164 */
Kojto 108:34e6b704fe68 165
Kojto 108:34e6b704fe68 166 /* Exported macro ------------------------------------------------------------*/
Kojto 108:34e6b704fe68 167 /** @defgroup PWR_Exported_Macro PWR Exported Macro
Kojto 108:34e6b704fe68 168 * @{
Kojto 108:34e6b704fe68 169 */
Kojto 108:34e6b704fe68 170
Kojto 108:34e6b704fe68 171 /** @brief Check PWR flag is set or not.
Kojto 108:34e6b704fe68 172 * @param __FLAG__: specifies the flag to check.
Kojto 108:34e6b704fe68 173 * This parameter can be one of the following values:
Kojto 108:34e6b704fe68 174 * @arg PWR_FLAG_WU: Wake Up flag. This flag indicates that a wakeup event
Kojto 108:34e6b704fe68 175 * was received from the WKUP pin or from the RTC alarm (Alarm A
Kojto 108:34e6b704fe68 176 * or Alarm B), RTC Tamper event, RTC TimeStamp event or RTC Wakeup.
Kojto 108:34e6b704fe68 177 * An additional wakeup event is detected if the WKUP pin is enabled
Kojto 108:34e6b704fe68 178 * (by setting the EWUP bit) when the WKUP pin level is already high.
Kojto 108:34e6b704fe68 179 * @arg PWR_FLAG_SB: StandBy flag. This flag indicates that the system was
Kojto 108:34e6b704fe68 180 * resumed from StandBy mode.
Kojto 108:34e6b704fe68 181 * @arg PWR_FLAG_PVDO: PVD Output. This flag is valid only if PVD is enabled
Kojto 108:34e6b704fe68 182 * by the HAL_PWR_EnablePVD() function. The PVD is stopped by Standby mode
Kojto 108:34e6b704fe68 183 * For this reason, this bit is equal to 0 after Standby or reset
Kojto 108:34e6b704fe68 184 * until the PVDE bit is set.
Kojto 108:34e6b704fe68 185 * @arg PWR_FLAG_BRR: Backup regulator ready flag. This bit is not reset
Kojto 108:34e6b704fe68 186 * when the device wakes up from Standby mode or by a system reset
Kojto 108:34e6b704fe68 187 * or power reset.
Kojto 108:34e6b704fe68 188 * @arg PWR_FLAG_VOSRDY: This flag indicates that the Regulator voltage
Kojto 108:34e6b704fe68 189 * scaling output selection is ready.
Kojto 108:34e6b704fe68 190 * @retval The new state of __FLAG__ (TRUE or FALSE).
Kojto 108:34e6b704fe68 191 */
Kojto 108:34e6b704fe68 192 #define __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__))
Kojto 108:34e6b704fe68 193
Kojto 108:34e6b704fe68 194 /** @brief Clear the PWR's pending flags.
Kojto 108:34e6b704fe68 195 * @param __FLAG__: specifies the flag to clear.
Kojto 108:34e6b704fe68 196 * This parameter can be one of the following values:
Kojto 108:34e6b704fe68 197 * @arg PWR_FLAG_WU: Wake Up flag
Kojto 108:34e6b704fe68 198 * @arg PWR_FLAG_SB: StandBy flag
Kojto 108:34e6b704fe68 199 */
Kojto 122:f9eeca106725 200 #define __HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->CR |= (__FLAG__) << 2U)
Kojto 108:34e6b704fe68 201
Kojto 108:34e6b704fe68 202 /**
Kojto 108:34e6b704fe68 203 * @brief Enable the PVD Exti Line 16.
Kojto 108:34e6b704fe68 204 * @retval None.
Kojto 108:34e6b704fe68 205 */
Kojto 108:34e6b704fe68 206 #define __HAL_PWR_PVD_EXTI_ENABLE_IT() (EXTI->IMR |= (PWR_EXTI_LINE_PVD))
Kojto 108:34e6b704fe68 207
Kojto 108:34e6b704fe68 208 /**
Kojto 108:34e6b704fe68 209 * @brief Disable the PVD EXTI Line 16.
Kojto 108:34e6b704fe68 210 * @retval None.
Kojto 108:34e6b704fe68 211 */
Kojto 108:34e6b704fe68 212 #define __HAL_PWR_PVD_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD))
Kojto 108:34e6b704fe68 213
Kojto 108:34e6b704fe68 214 /**
Kojto 108:34e6b704fe68 215 * @brief Enable event on PVD Exti Line 16.
Kojto 108:34e6b704fe68 216 * @retval None.
Kojto 108:34e6b704fe68 217 */
Kojto 108:34e6b704fe68 218 #define __HAL_PWR_PVD_EXTI_ENABLE_EVENT() (EXTI->EMR |= (PWR_EXTI_LINE_PVD))
Kojto 108:34e6b704fe68 219
Kojto 108:34e6b704fe68 220 /**
Kojto 108:34e6b704fe68 221 * @brief Disable event on PVD Exti Line 16.
Kojto 108:34e6b704fe68 222 * @retval None.
Kojto 108:34e6b704fe68 223 */
Kojto 108:34e6b704fe68 224 #define __HAL_PWR_PVD_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD))
Kojto 108:34e6b704fe68 225
Kojto 108:34e6b704fe68 226 /**
Kojto 108:34e6b704fe68 227 * @brief Enable the PVD Extended Interrupt Rising Trigger.
Kojto 108:34e6b704fe68 228 * @retval None.
Kojto 108:34e6b704fe68 229 */
Kojto 108:34e6b704fe68 230 #define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
Kojto 108:34e6b704fe68 231
Kojto 108:34e6b704fe68 232 /**
Kojto 108:34e6b704fe68 233 * @brief Disable the PVD Extended Interrupt Rising Trigger.
Kojto 108:34e6b704fe68 234 * @retval None.
Kojto 108:34e6b704fe68 235 */
Kojto 108:34e6b704fe68 236 #define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
Kojto 108:34e6b704fe68 237
Kojto 108:34e6b704fe68 238 /**
Kojto 108:34e6b704fe68 239 * @brief Enable the PVD Extended Interrupt Falling Trigger.
Kojto 108:34e6b704fe68 240 * @retval None.
Kojto 108:34e6b704fe68 241 */
Kojto 108:34e6b704fe68 242 #define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
Kojto 108:34e6b704fe68 243
Kojto 108:34e6b704fe68 244
Kojto 108:34e6b704fe68 245 /**
Kojto 108:34e6b704fe68 246 * @brief Disable the PVD Extended Interrupt Falling Trigger.
Kojto 108:34e6b704fe68 247 * @retval None.
Kojto 108:34e6b704fe68 248 */
Kojto 108:34e6b704fe68 249 #define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
Kojto 108:34e6b704fe68 250
Kojto 108:34e6b704fe68 251
Kojto 108:34e6b704fe68 252 /**
Kojto 108:34e6b704fe68 253 * @brief PVD EXTI line configuration: set rising & falling edge trigger.
Kojto 108:34e6b704fe68 254 * @retval None.
Kojto 108:34e6b704fe68 255 */
Kojto 122:f9eeca106725 256 #define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();\
Kojto 122:f9eeca106725 257 __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();\
Kojto 122:f9eeca106725 258 }while(0)
Kojto 108:34e6b704fe68 259
Kojto 108:34e6b704fe68 260 /**
Kojto 108:34e6b704fe68 261 * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger.
Kojto 108:34e6b704fe68 262 * This parameter can be:
Kojto 108:34e6b704fe68 263 * @retval None.
Kojto 108:34e6b704fe68 264 */
Kojto 122:f9eeca106725 265 #define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();\
Kojto 122:f9eeca106725 266 __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();\
Kojto 122:f9eeca106725 267 }while(0)
Kojto 108:34e6b704fe68 268
Kojto 108:34e6b704fe68 269 /**
Kojto 108:34e6b704fe68 270 * @brief checks whether the specified PVD Exti interrupt flag is set or not.
Kojto 108:34e6b704fe68 271 * @retval EXTI PVD Line Status.
Kojto 108:34e6b704fe68 272 */
Kojto 108:34e6b704fe68 273 #define __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD))
Kojto 108:34e6b704fe68 274
Kojto 108:34e6b704fe68 275 /**
Kojto 108:34e6b704fe68 276 * @brief Clear the PVD Exti flag.
Kojto 108:34e6b704fe68 277 * @retval None.
Kojto 108:34e6b704fe68 278 */
Kojto 108:34e6b704fe68 279 #define __HAL_PWR_PVD_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_PVD))
Kojto 108:34e6b704fe68 280
Kojto 108:34e6b704fe68 281 /**
Kojto 108:34e6b704fe68 282 * @brief Generates a Software interrupt on PVD EXTI line.
Kojto 108:34e6b704fe68 283 * @retval None
Kojto 108:34e6b704fe68 284 */
Kojto 108:34e6b704fe68 285 #define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD))
Kojto 108:34e6b704fe68 286
Kojto 108:34e6b704fe68 287 /**
Kojto 108:34e6b704fe68 288 * @}
Kojto 108:34e6b704fe68 289 */
Kojto 108:34e6b704fe68 290
Kojto 108:34e6b704fe68 291 /* Include PWR HAL Extension module */
Kojto 108:34e6b704fe68 292 #include "stm32f4xx_hal_pwr_ex.h"
Kojto 108:34e6b704fe68 293
Kojto 108:34e6b704fe68 294 /* Exported functions --------------------------------------------------------*/
Kojto 108:34e6b704fe68 295 /** @addtogroup PWR_Exported_Functions PWR Exported Functions
Kojto 108:34e6b704fe68 296 * @{
Kojto 108:34e6b704fe68 297 */
Kojto 108:34e6b704fe68 298
Kojto 108:34e6b704fe68 299 /** @addtogroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions
Kojto 108:34e6b704fe68 300 * @{
Kojto 108:34e6b704fe68 301 */
Kojto 108:34e6b704fe68 302 /* Initialization and de-initialization functions *****************************/
Kojto 108:34e6b704fe68 303 void HAL_PWR_DeInit(void);
Kojto 108:34e6b704fe68 304 void HAL_PWR_EnableBkUpAccess(void);
Kojto 108:34e6b704fe68 305 void HAL_PWR_DisableBkUpAccess(void);
Kojto 108:34e6b704fe68 306 /**
Kojto 108:34e6b704fe68 307 * @}
Kojto 108:34e6b704fe68 308 */
Kojto 108:34e6b704fe68 309
Kojto 108:34e6b704fe68 310 /** @addtogroup PWR_Exported_Functions_Group2 Peripheral Control functions
Kojto 108:34e6b704fe68 311 * @{
Kojto 108:34e6b704fe68 312 */
Kojto 108:34e6b704fe68 313 /* Peripheral Control functions **********************************************/
Kojto 108:34e6b704fe68 314 /* PVD configuration */
Kojto 108:34e6b704fe68 315 void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD);
Kojto 108:34e6b704fe68 316 void HAL_PWR_EnablePVD(void);
Kojto 108:34e6b704fe68 317 void HAL_PWR_DisablePVD(void);
Kojto 108:34e6b704fe68 318
Kojto 108:34e6b704fe68 319 /* WakeUp pins configuration */
Kojto 108:34e6b704fe68 320 void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx);
Kojto 108:34e6b704fe68 321 void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx);
Kojto 108:34e6b704fe68 322
Kojto 108:34e6b704fe68 323 /* Low Power modes entry */
Kojto 108:34e6b704fe68 324 void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry);
Kojto 108:34e6b704fe68 325 void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry);
Kojto 108:34e6b704fe68 326 void HAL_PWR_EnterSTANDBYMode(void);
Kojto 108:34e6b704fe68 327
Kojto 108:34e6b704fe68 328 /* Power PVD IRQ Handler */
Kojto 108:34e6b704fe68 329 void HAL_PWR_PVD_IRQHandler(void);
Kojto 108:34e6b704fe68 330 void HAL_PWR_PVDCallback(void);
Kojto 108:34e6b704fe68 331
Kojto 108:34e6b704fe68 332 /* Cortex System Control functions *******************************************/
Kojto 108:34e6b704fe68 333 void HAL_PWR_EnableSleepOnExit(void);
Kojto 108:34e6b704fe68 334 void HAL_PWR_DisableSleepOnExit(void);
Kojto 108:34e6b704fe68 335 void HAL_PWR_EnableSEVOnPend(void);
Kojto 108:34e6b704fe68 336 void HAL_PWR_DisableSEVOnPend(void);
Kojto 108:34e6b704fe68 337 /**
Kojto 108:34e6b704fe68 338 * @}
Kojto 108:34e6b704fe68 339 */
Kojto 108:34e6b704fe68 340
Kojto 108:34e6b704fe68 341 /**
Kojto 108:34e6b704fe68 342 * @}
Kojto 108:34e6b704fe68 343 */
Kojto 108:34e6b704fe68 344
Kojto 108:34e6b704fe68 345 /* Private types -------------------------------------------------------------*/
Kojto 108:34e6b704fe68 346 /* Private variables ---------------------------------------------------------*/
Kojto 108:34e6b704fe68 347 /* Private constants ---------------------------------------------------------*/
Kojto 108:34e6b704fe68 348 /** @defgroup PWR_Private_Constants PWR Private Constants
Kojto 108:34e6b704fe68 349 * @{
Kojto 108:34e6b704fe68 350 */
Kojto 108:34e6b704fe68 351
Kojto 108:34e6b704fe68 352 /** @defgroup PWR_PVD_EXTI_Line PWR PVD EXTI Line
Kojto 108:34e6b704fe68 353 * @{
Kojto 108:34e6b704fe68 354 */
Kojto 108:34e6b704fe68 355 #define PWR_EXTI_LINE_PVD ((uint32_t)EXTI_IMR_MR16) /*!< External interrupt line 16 Connected to the PVD EXTI Line */
Kojto 108:34e6b704fe68 356 /**
Kojto 108:34e6b704fe68 357 * @}
Kojto 108:34e6b704fe68 358 */
Kojto 108:34e6b704fe68 359
Kojto 108:34e6b704fe68 360 /** @defgroup PWR_register_alias_address PWR Register alias address
Kojto 108:34e6b704fe68 361 * @{
Kojto 108:34e6b704fe68 362 */
Kojto 108:34e6b704fe68 363 /* ------------- PWR registers bit address in the alias region ---------------*/
Kojto 108:34e6b704fe68 364 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE)
Kojto 122:f9eeca106725 365 #define PWR_CR_OFFSET 0x00U
Kojto 122:f9eeca106725 366 #define PWR_CSR_OFFSET 0x04U
Kojto 108:34e6b704fe68 367 #define PWR_CR_OFFSET_BB (PWR_OFFSET + PWR_CR_OFFSET)
Kojto 108:34e6b704fe68 368 #define PWR_CSR_OFFSET_BB (PWR_OFFSET + PWR_CSR_OFFSET)
Kojto 108:34e6b704fe68 369 /**
Kojto 108:34e6b704fe68 370 * @}
Kojto 108:34e6b704fe68 371 */
Kojto 108:34e6b704fe68 372
Kojto 108:34e6b704fe68 373 /** @defgroup PWR_CR_register_alias PWR CR Register alias address
Kojto 108:34e6b704fe68 374 * @{
Kojto 108:34e6b704fe68 375 */
Kojto 108:34e6b704fe68 376 /* --- CR Register ---*/
Kojto 108:34e6b704fe68 377 /* Alias word address of DBP bit */
Kojto 108:34e6b704fe68 378 #define DBP_BIT_NUMBER POSITION_VAL(PWR_CR_DBP)
Kojto 122:f9eeca106725 379 #define CR_DBP_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (DBP_BIT_NUMBER * 4U))
Kojto 108:34e6b704fe68 380
Kojto 108:34e6b704fe68 381 /* Alias word address of PVDE bit */
Kojto 108:34e6b704fe68 382 #define PVDE_BIT_NUMBER POSITION_VAL(PWR_CR_PVDE)
Kojto 122:f9eeca106725 383 #define CR_PVDE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PVDE_BIT_NUMBER * 4U))
Kojto 108:34e6b704fe68 384
Kojto 108:34e6b704fe68 385 /* Alias word address of PMODE bit */
Kojto 108:34e6b704fe68 386 #define PMODE_BIT_NUMBER POSITION_VAL(PWR_CR_PMODE)
Kojto 122:f9eeca106725 387 #define CR_PMODE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PMODE_BIT_NUMBER * 4U))
Kojto 108:34e6b704fe68 388 /**
Kojto 108:34e6b704fe68 389 * @}
Kojto 108:34e6b704fe68 390 */
Kojto 108:34e6b704fe68 391
Kojto 108:34e6b704fe68 392 /** @defgroup PWR_CSR_register_alias PWR CSR Register alias address
Kojto 108:34e6b704fe68 393 * @{
Kojto 108:34e6b704fe68 394 */
Kojto 108:34e6b704fe68 395 /* --- CSR Register ---*/
Kojto 108:34e6b704fe68 396 /* Alias word address of EWUP bit */
Kojto 108:34e6b704fe68 397 #define EWUP_BIT_NUMBER POSITION_VAL(PWR_CSR_EWUP)
Kojto 122:f9eeca106725 398 #define CSR_EWUP_BB (PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (EWUP_BIT_NUMBER * 4U))
Kojto 108:34e6b704fe68 399 /**
Kojto 108:34e6b704fe68 400 * @}
Kojto 108:34e6b704fe68 401 */
Kojto 108:34e6b704fe68 402
Kojto 108:34e6b704fe68 403 /**
Kojto 108:34e6b704fe68 404 * @}
Kojto 108:34e6b704fe68 405 */
Kojto 108:34e6b704fe68 406 /* Private macros ------------------------------------------------------------*/
Kojto 108:34e6b704fe68 407 /** @defgroup PWR_Private_Macros PWR Private Macros
Kojto 108:34e6b704fe68 408 * @{
Kojto 108:34e6b704fe68 409 */
Kojto 108:34e6b704fe68 410
Kojto 108:34e6b704fe68 411 /** @defgroup PWR_IS_PWR_Definitions PWR Private macros to check input parameters
Kojto 108:34e6b704fe68 412 * @{
Kojto 108:34e6b704fe68 413 */
Kojto 108:34e6b704fe68 414 #define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| \
Kojto 108:34e6b704fe68 415 ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| \
Kojto 108:34e6b704fe68 416 ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| \
Kojto 108:34e6b704fe68 417 ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))
Kojto 108:34e6b704fe68 418 #define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || \
Kojto 108:34e6b704fe68 419 ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || \
Kojto 108:34e6b704fe68 420 ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || \
Kojto 108:34e6b704fe68 421 ((MODE) == PWR_PVD_MODE_NORMAL))
Kojto 108:34e6b704fe68 422 #define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || \
Kojto 108:34e6b704fe68 423 ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))
Kojto 108:34e6b704fe68 424 #define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE))
Kojto 108:34e6b704fe68 425 #define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE))
Kojto 108:34e6b704fe68 426 /**
Kojto 108:34e6b704fe68 427 * @}
Kojto 108:34e6b704fe68 428 */
Kojto 108:34e6b704fe68 429
Kojto 108:34e6b704fe68 430 /**
Kojto 108:34e6b704fe68 431 * @}
Kojto 108:34e6b704fe68 432 */
Kojto 108:34e6b704fe68 433
Kojto 108:34e6b704fe68 434 /**
Kojto 108:34e6b704fe68 435 * @}
Kojto 108:34e6b704fe68 436 */
Kojto 108:34e6b704fe68 437
Kojto 108:34e6b704fe68 438 /**
Kojto 108:34e6b704fe68 439 * @}
Kojto 108:34e6b704fe68 440 */
Kojto 108:34e6b704fe68 441
Kojto 108:34e6b704fe68 442 #ifdef __cplusplus
Kojto 108:34e6b704fe68 443 }
Kojto 108:34e6b704fe68 444 #endif
Kojto 108:34e6b704fe68 445
Kojto 108:34e6b704fe68 446
Kojto 108:34e6b704fe68 447 #endif /* __STM32F4xx_HAL_PWR_H */
Kojto 108:34e6b704fe68 448
Kojto 108:34e6b704fe68 449 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/