mbed - ads1115 only

Users » kaoshen » Code » mbed

ads1115 only

TARGET_KL05Z/core_cm3.h@78:ed8466a608b4, 2014-02-18 (annotated)

Committer:: emilmont
Date:: Tue Feb 18 15:02:39 2014 +0000
Revision:: 78:ed8466a608b4
Child:: 110:165afa46840b

Add KL05Z Target

Fix LPC11XX InterruptIn

Fix NUCLEO boards us_ticker

Fix NUCLEO_L152RE AnalogOut

Who changed what in which revision?

User	Revision	Line number	New contents of line
emilmont	78:ed8466a608b4	1	/************************************************************************//
emilmont	78:ed8466a608b4	2	* @file core_cm3.h
emilmont	78:ed8466a608b4	3	* @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File
emilmont	78:ed8466a608b4	4	* @version V3.20
emilmont	78:ed8466a608b4	5	* @date 25. February 2013
emilmont	78:ed8466a608b4	6	*
emilmont	78:ed8466a608b4	7	* @note
emilmont	78:ed8466a608b4	8	*
emilmont	78:ed8466a608b4	9	******************************************************************************/
emilmont	78:ed8466a608b4	10	/* Copyright (c) 2009 - 2013 ARM LIMITED
emilmont	78:ed8466a608b4	11
emilmont	78:ed8466a608b4	12	All rights reserved.
emilmont	78:ed8466a608b4	13	Redistribution and use in source and binary forms, with or without
emilmont	78:ed8466a608b4	14	modification, are permitted provided that the following conditions are met:
emilmont	78:ed8466a608b4	15	- Redistributions of source code must retain the above copyright
emilmont	78:ed8466a608b4	16	notice, this list of conditions and the following disclaimer.
emilmont	78:ed8466a608b4	17	- Redistributions in binary form must reproduce the above copyright
emilmont	78:ed8466a608b4	18	notice, this list of conditions and the following disclaimer in the
emilmont	78:ed8466a608b4	19	documentation and/or other materials provided with the distribution.
emilmont	78:ed8466a608b4	20	- Neither the name of ARM nor the names of its contributors may be used
emilmont	78:ed8466a608b4	21	to endorse or promote products derived from this software without
emilmont	78:ed8466a608b4	22	specific prior written permission.
emilmont	78:ed8466a608b4	23	*
emilmont	78:ed8466a608b4	24	THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
emilmont	78:ed8466a608b4	25	AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
emilmont	78:ed8466a608b4	26	IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
emilmont	78:ed8466a608b4	27	ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
emilmont	78:ed8466a608b4	28	LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
emilmont	78:ed8466a608b4	29	CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
emilmont	78:ed8466a608b4	30	SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
emilmont	78:ed8466a608b4	31	INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
emilmont	78:ed8466a608b4	32	CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
emilmont	78:ed8466a608b4	33	ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
emilmont	78:ed8466a608b4	34	POSSIBILITY OF SUCH DAMAGE.
emilmont	78:ed8466a608b4	35	---------------------------------------------------------------------------*/
emilmont	78:ed8466a608b4	36
emilmont	78:ed8466a608b4	37
emilmont	78:ed8466a608b4	38	#if defined ( __ICCARM__ )
emilmont	78:ed8466a608b4	39	#pragma system_include /* treat file as system include file for MISRA check */
emilmont	78:ed8466a608b4	40	#endif
emilmont	78:ed8466a608b4	41
emilmont	78:ed8466a608b4	42	#ifdef __cplusplus
emilmont	78:ed8466a608b4	43	extern "C" {
emilmont	78:ed8466a608b4	44	#endif
emilmont	78:ed8466a608b4	45
emilmont	78:ed8466a608b4	46	#ifndef __CORE_CM3_H_GENERIC
emilmont	78:ed8466a608b4	47	#define __CORE_CM3_H_GENERIC
emilmont	78:ed8466a608b4	48
emilmont	78:ed8466a608b4	49	/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
emilmont	78:ed8466a608b4	50	CMSIS violates the following MISRA-C:2004 rules:
emilmont	78:ed8466a608b4	51
emilmont	78:ed8466a608b4	52	\li Required Rule 8.5, object/function definition in header file.<br>
emilmont	78:ed8466a608b4	53	Function definitions in header files are used to allow 'inlining'.
emilmont	78:ed8466a608b4	54
emilmont	78:ed8466a608b4	55	\li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
emilmont	78:ed8466a608b4	56	Unions are used for effective representation of core registers.
emilmont	78:ed8466a608b4	57
emilmont	78:ed8466a608b4	58	\li Advisory Rule 19.7, Function-like macro defined.<br>
emilmont	78:ed8466a608b4	59	Function-like macros are used to allow more efficient code.
emilmont	78:ed8466a608b4	60	*/
emilmont	78:ed8466a608b4	61
emilmont	78:ed8466a608b4	62
emilmont	78:ed8466a608b4	63	/*******************************************************************************
emilmont	78:ed8466a608b4	64	* CMSIS definitions
emilmont	78:ed8466a608b4	65	******************************************************************************/
emilmont	78:ed8466a608b4	66	/** \ingroup Cortex_M3
emilmont	78:ed8466a608b4	67	@{
emilmont	78:ed8466a608b4	68	*/
emilmont	78:ed8466a608b4	69
emilmont	78:ed8466a608b4	70	/* CMSIS CM3 definitions */
emilmont	78:ed8466a608b4	71	#define __CM3_CMSIS_VERSION_MAIN (0x03) /!< [31:16] CMSIS HAL main version /
emilmont	78:ed8466a608b4	72	#define __CM3_CMSIS_VERSION_SUB (0x20) /!< [15:0] CMSIS HAL sub version /
emilmont	78:ed8466a608b4	73	#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) \| \
emilmont	78:ed8466a608b4	74	__CM3_CMSIS_VERSION_SUB ) /!< CMSIS HAL version number /
emilmont	78:ed8466a608b4	75
emilmont	78:ed8466a608b4	76	#define __CORTEX_M (0x03) /!< Cortex-M Core /
emilmont	78:ed8466a608b4	77
emilmont	78:ed8466a608b4	78
emilmont	78:ed8466a608b4	79	#if defined ( __CC_ARM )
emilmont	78:ed8466a608b4	80	#define __ASM __asm /!< asm keyword for ARM Compiler /
emilmont	78:ed8466a608b4	81	#define __INLINE __inline /!< inline keyword for ARM Compiler /
emilmont	78:ed8466a608b4	82	#define __STATIC_INLINE static __inline
emilmont	78:ed8466a608b4	83
emilmont	78:ed8466a608b4	84	#elif defined ( __ICCARM__ )
emilmont	78:ed8466a608b4	85	#define __ASM __asm /!< asm keyword for IAR Compiler /
emilmont	78:ed8466a608b4	86	#define __INLINE inline /!< inline keyword for IAR Compiler. Only available in High optimization mode! /
emilmont	78:ed8466a608b4	87	#define __STATIC_INLINE static inline
emilmont	78:ed8466a608b4	88
emilmont	78:ed8466a608b4	89	#elif defined ( __TMS470__ )
emilmont	78:ed8466a608b4	90	#define __ASM __asm /!< asm keyword for TI CCS Compiler /
emilmont	78:ed8466a608b4	91	#define __STATIC_INLINE static inline
emilmont	78:ed8466a608b4	92
emilmont	78:ed8466a608b4	93	#elif defined ( __GNUC__ )
emilmont	78:ed8466a608b4	94	#define __ASM __asm /!< asm keyword for GNU Compiler /
emilmont	78:ed8466a608b4	95	#define __INLINE inline /!< inline keyword for GNU Compiler /
emilmont	78:ed8466a608b4	96	#define __STATIC_INLINE static inline
emilmont	78:ed8466a608b4	97
emilmont	78:ed8466a608b4	98	#elif defined ( __TASKING__ )
emilmont	78:ed8466a608b4	99	#define __ASM __asm /!< asm keyword for TASKING Compiler /
emilmont	78:ed8466a608b4	100	#define __INLINE inline /!< inline keyword for TASKING Compiler /
emilmont	78:ed8466a608b4	101	#define __STATIC_INLINE static inline
emilmont	78:ed8466a608b4	102
emilmont	78:ed8466a608b4	103	#endif
emilmont	78:ed8466a608b4	104
emilmont	78:ed8466a608b4	105	/** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
emilmont	78:ed8466a608b4	106	*/
emilmont	78:ed8466a608b4	107	#define __FPU_USED 0
emilmont	78:ed8466a608b4	108
emilmont	78:ed8466a608b4	109	#if defined ( __CC_ARM )
emilmont	78:ed8466a608b4	110	#if defined __TARGET_FPU_VFP
emilmont	78:ed8466a608b4	111	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
emilmont	78:ed8466a608b4	112	#endif
emilmont	78:ed8466a608b4	113
emilmont	78:ed8466a608b4	114	#elif defined ( __ICCARM__ )
emilmont	78:ed8466a608b4	115	#if defined __ARMVFP__
emilmont	78:ed8466a608b4	116	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
emilmont	78:ed8466a608b4	117	#endif
emilmont	78:ed8466a608b4	118
emilmont	78:ed8466a608b4	119	#elif defined ( __TMS470__ )
emilmont	78:ed8466a608b4	120	#if defined __TI__VFP_SUPPORT____
emilmont	78:ed8466a608b4	121	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
emilmont	78:ed8466a608b4	122	#endif
emilmont	78:ed8466a608b4	123
emilmont	78:ed8466a608b4	124	#elif defined ( __GNUC__ )
emilmont	78:ed8466a608b4	125	#if defined (__VFP_FP__) && !defined(__SOFTFP__)
emilmont	78:ed8466a608b4	126	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
emilmont	78:ed8466a608b4	127	#endif
emilmont	78:ed8466a608b4	128
emilmont	78:ed8466a608b4	129	#elif defined ( __TASKING__ )
emilmont	78:ed8466a608b4	130	#if defined __FPU_VFP__
emilmont	78:ed8466a608b4	131	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
emilmont	78:ed8466a608b4	132	#endif
emilmont	78:ed8466a608b4	133	#endif
emilmont	78:ed8466a608b4	134
emilmont	78:ed8466a608b4	135	#include <stdint.h> /* standard types definitions */
emilmont	78:ed8466a608b4	136	#include <core_cmInstr.h> /* Core Instruction Access */
emilmont	78:ed8466a608b4	137	#include <core_cmFunc.h> /* Core Function Access */
emilmont	78:ed8466a608b4	138
emilmont	78:ed8466a608b4	139	#endif /* __CORE_CM3_H_GENERIC */
emilmont	78:ed8466a608b4	140
emilmont	78:ed8466a608b4	141	#ifndef __CMSIS_GENERIC
emilmont	78:ed8466a608b4	142
emilmont	78:ed8466a608b4	143	#ifndef __CORE_CM3_H_DEPENDANT
emilmont	78:ed8466a608b4	144	#define __CORE_CM3_H_DEPENDANT
emilmont	78:ed8466a608b4	145
emilmont	78:ed8466a608b4	146	/* check device defines and use defaults */
emilmont	78:ed8466a608b4	147	#if defined __CHECK_DEVICE_DEFINES
emilmont	78:ed8466a608b4	148	#ifndef __CM3_REV
emilmont	78:ed8466a608b4	149	#define __CM3_REV 0x0200
emilmont	78:ed8466a608b4	150	#warning "__CM3_REV not defined in device header file; using default!"
emilmont	78:ed8466a608b4	151	#endif
emilmont	78:ed8466a608b4	152
emilmont	78:ed8466a608b4	153	#ifndef __MPU_PRESENT
emilmont	78:ed8466a608b4	154	#define __MPU_PRESENT 0
emilmont	78:ed8466a608b4	155	#warning "__MPU_PRESENT not defined in device header file; using default!"
emilmont	78:ed8466a608b4	156	#endif
emilmont	78:ed8466a608b4	157
emilmont	78:ed8466a608b4	158	#ifndef __NVIC_PRIO_BITS
emilmont	78:ed8466a608b4	159	#define __NVIC_PRIO_BITS 4
emilmont	78:ed8466a608b4	160	#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
emilmont	78:ed8466a608b4	161	#endif
emilmont	78:ed8466a608b4	162
emilmont	78:ed8466a608b4	163	#ifndef __Vendor_SysTickConfig
emilmont	78:ed8466a608b4	164	#define __Vendor_SysTickConfig 0
emilmont	78:ed8466a608b4	165	#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
emilmont	78:ed8466a608b4	166	#endif
emilmont	78:ed8466a608b4	167	#endif
emilmont	78:ed8466a608b4	168
emilmont	78:ed8466a608b4	169	/* IO definitions (access restrictions to peripheral registers) */
emilmont	78:ed8466a608b4	170	/**
emilmont	78:ed8466a608b4	171	\defgroup CMSIS_glob_defs CMSIS Global Defines
emilmont	78:ed8466a608b4	172
emilmont	78:ed8466a608b4	173	<strong>IO Type Qualifiers</strong> are used
emilmont	78:ed8466a608b4	174	\li to specify the access to peripheral variables.
emilmont	78:ed8466a608b4	175	\li for automatic generation of peripheral register debug information.
emilmont	78:ed8466a608b4	176	*/
emilmont	78:ed8466a608b4	177	#ifdef __cplusplus
emilmont	78:ed8466a608b4	178	#define __I volatile /!< Defines 'read only' permissions /
emilmont	78:ed8466a608b4	179	#else
emilmont	78:ed8466a608b4	180	#define __I volatile const /!< Defines 'read only' permissions /
emilmont	78:ed8466a608b4	181	#endif
emilmont	78:ed8466a608b4	182	#define __O volatile /!< Defines 'write only' permissions /
emilmont	78:ed8466a608b4	183	#define __IO volatile /!< Defines 'read / write' permissions /
emilmont	78:ed8466a608b4	184
emilmont	78:ed8466a608b4	185	/@} end of group Cortex_M3 /
emilmont	78:ed8466a608b4	186
emilmont	78:ed8466a608b4	187
emilmont	78:ed8466a608b4	188
emilmont	78:ed8466a608b4	189	/*******************************************************************************
emilmont	78:ed8466a608b4	190	* Register Abstraction
emilmont	78:ed8466a608b4	191	Core Register contain:
emilmont	78:ed8466a608b4	192	- Core Register
emilmont	78:ed8466a608b4	193	- Core NVIC Register
emilmont	78:ed8466a608b4	194	- Core SCB Register
emilmont	78:ed8466a608b4	195	- Core SysTick Register
emilmont	78:ed8466a608b4	196	- Core Debug Register
emilmont	78:ed8466a608b4	197	- Core MPU Register
emilmont	78:ed8466a608b4	198	******************************************************************************/
emilmont	78:ed8466a608b4	199	/** \defgroup CMSIS_core_register Defines and Type Definitions
emilmont	78:ed8466a608b4	200	\brief Type definitions and defines for Cortex-M processor based devices.
emilmont	78:ed8466a608b4	201	*/
emilmont	78:ed8466a608b4	202
emilmont	78:ed8466a608b4	203	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	204	\defgroup CMSIS_CORE Status and Control Registers
emilmont	78:ed8466a608b4	205	\brief Core Register type definitions.
emilmont	78:ed8466a608b4	206	@{
emilmont	78:ed8466a608b4	207	*/
emilmont	78:ed8466a608b4	208
emilmont	78:ed8466a608b4	209	/** \brief Union type to access the Application Program Status Register (APSR).
emilmont	78:ed8466a608b4	210	*/
emilmont	78:ed8466a608b4	211	typedef union
emilmont	78:ed8466a608b4	212	{
emilmont	78:ed8466a608b4	213	struct
emilmont	78:ed8466a608b4	214	{
emilmont	78:ed8466a608b4	215	#if (__CORTEX_M != 0x04)
emilmont	78:ed8466a608b4	216	uint32_t _reserved0:27; /!< bit: 0..26 Reserved /
emilmont	78:ed8466a608b4	217	#else
emilmont	78:ed8466a608b4	218	uint32_t _reserved0:16; /!< bit: 0..15 Reserved /
emilmont	78:ed8466a608b4	219	uint32_t GE:4; /!< bit: 16..19 Greater than or Equal flags /
emilmont	78:ed8466a608b4	220	uint32_t _reserved1:7; /!< bit: 20..26 Reserved /
emilmont	78:ed8466a608b4	221	#endif
emilmont	78:ed8466a608b4	222	uint32_t Q:1; /!< bit: 27 Saturation condition flag /
emilmont	78:ed8466a608b4	223	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
emilmont	78:ed8466a608b4	224	uint32_t C:1; /!< bit: 29 Carry condition code flag /
emilmont	78:ed8466a608b4	225	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
emilmont	78:ed8466a608b4	226	uint32_t N:1; /!< bit: 31 Negative condition code flag /
emilmont	78:ed8466a608b4	227	} b; /!< Structure used for bit access /
emilmont	78:ed8466a608b4	228	uint32_t w; /!< Type used for word access /
emilmont	78:ed8466a608b4	229	} APSR_Type;
emilmont	78:ed8466a608b4	230
emilmont	78:ed8466a608b4	231
emilmont	78:ed8466a608b4	232	/** \brief Union type to access the Interrupt Program Status Register (IPSR).
emilmont	78:ed8466a608b4	233	*/
emilmont	78:ed8466a608b4	234	typedef union
emilmont	78:ed8466a608b4	235	{
emilmont	78:ed8466a608b4	236	struct
emilmont	78:ed8466a608b4	237	{
emilmont	78:ed8466a608b4	238	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
emilmont	78:ed8466a608b4	239	uint32_t _reserved0:23; /!< bit: 9..31 Reserved /
emilmont	78:ed8466a608b4	240	} b; /!< Structure used for bit access /
emilmont	78:ed8466a608b4	241	uint32_t w; /!< Type used for word access /
emilmont	78:ed8466a608b4	242	} IPSR_Type;
emilmont	78:ed8466a608b4	243
emilmont	78:ed8466a608b4	244
emilmont	78:ed8466a608b4	245	/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
emilmont	78:ed8466a608b4	246	*/
emilmont	78:ed8466a608b4	247	typedef union
emilmont	78:ed8466a608b4	248	{
emilmont	78:ed8466a608b4	249	struct
emilmont	78:ed8466a608b4	250	{
emilmont	78:ed8466a608b4	251	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
emilmont	78:ed8466a608b4	252	#if (__CORTEX_M != 0x04)
emilmont	78:ed8466a608b4	253	uint32_t _reserved0:15; /!< bit: 9..23 Reserved /
emilmont	78:ed8466a608b4	254	#else
emilmont	78:ed8466a608b4	255	uint32_t _reserved0:7; /!< bit: 9..15 Reserved /
emilmont	78:ed8466a608b4	256	uint32_t GE:4; /!< bit: 16..19 Greater than or Equal flags /
emilmont	78:ed8466a608b4	257	uint32_t _reserved1:4; /!< bit: 20..23 Reserved /
emilmont	78:ed8466a608b4	258	#endif
emilmont	78:ed8466a608b4	259	uint32_t T:1; /!< bit: 24 Thumb bit (read 0) /
emilmont	78:ed8466a608b4	260	uint32_t IT:2; /!< bit: 25..26 saved IT state (read 0) /
emilmont	78:ed8466a608b4	261	uint32_t Q:1; /!< bit: 27 Saturation condition flag /
emilmont	78:ed8466a608b4	262	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
emilmont	78:ed8466a608b4	263	uint32_t C:1; /!< bit: 29 Carry condition code flag /
emilmont	78:ed8466a608b4	264	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
emilmont	78:ed8466a608b4	265	uint32_t N:1; /!< bit: 31 Negative condition code flag /
emilmont	78:ed8466a608b4	266	} b; /!< Structure used for bit access /
emilmont	78:ed8466a608b4	267	uint32_t w; /!< Type used for word access /
emilmont	78:ed8466a608b4	268	} xPSR_Type;
emilmont	78:ed8466a608b4	269
emilmont	78:ed8466a608b4	270
emilmont	78:ed8466a608b4	271	/** \brief Union type to access the Control Registers (CONTROL).
emilmont	78:ed8466a608b4	272	*/
emilmont	78:ed8466a608b4	273	typedef union
emilmont	78:ed8466a608b4	274	{
emilmont	78:ed8466a608b4	275	struct
emilmont	78:ed8466a608b4	276	{
emilmont	78:ed8466a608b4	277	uint32_t nPRIV:1; /!< bit: 0 Execution privilege in Thread mode /
emilmont	78:ed8466a608b4	278	uint32_t SPSEL:1; /!< bit: 1 Stack to be used /
emilmont	78:ed8466a608b4	279	uint32_t FPCA:1; /!< bit: 2 FP extension active flag /
emilmont	78:ed8466a608b4	280	uint32_t _reserved0:29; /!< bit: 3..31 Reserved /
emilmont	78:ed8466a608b4	281	} b; /!< Structure used for bit access /
emilmont	78:ed8466a608b4	282	uint32_t w; /!< Type used for word access /
emilmont	78:ed8466a608b4	283	} CONTROL_Type;
emilmont	78:ed8466a608b4	284
emilmont	78:ed8466a608b4	285	/@} end of group CMSIS_CORE /
emilmont	78:ed8466a608b4	286
emilmont	78:ed8466a608b4	287
emilmont	78:ed8466a608b4	288	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	289	\defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
emilmont	78:ed8466a608b4	290	\brief Type definitions for the NVIC Registers
emilmont	78:ed8466a608b4	291	@{
emilmont	78:ed8466a608b4	292	*/
emilmont	78:ed8466a608b4	293
emilmont	78:ed8466a608b4	294	/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
emilmont	78:ed8466a608b4	295	*/
emilmont	78:ed8466a608b4	296	typedef struct
emilmont	78:ed8466a608b4	297	{
emilmont	78:ed8466a608b4	298	__IO uint32_t ISER[8]; /!< Offset: 0x000 (R/W) Interrupt Set Enable Register /
emilmont	78:ed8466a608b4	299	uint32_t RESERVED0[24];
emilmont	78:ed8466a608b4	300	__IO uint32_t ICER[8]; /!< Offset: 0x080 (R/W) Interrupt Clear Enable Register /
emilmont	78:ed8466a608b4	301	uint32_t RSERVED1[24];
emilmont	78:ed8466a608b4	302	__IO uint32_t ISPR[8]; /!< Offset: 0x100 (R/W) Interrupt Set Pending Register /
emilmont	78:ed8466a608b4	303	uint32_t RESERVED2[24];
emilmont	78:ed8466a608b4	304	__IO uint32_t ICPR[8]; /!< Offset: 0x180 (R/W) Interrupt Clear Pending Register /
emilmont	78:ed8466a608b4	305	uint32_t RESERVED3[24];
emilmont	78:ed8466a608b4	306	__IO uint32_t IABR[8]; /!< Offset: 0x200 (R/W) Interrupt Active bit Register /
emilmont	78:ed8466a608b4	307	uint32_t RESERVED4[56];
emilmont	78:ed8466a608b4	308	__IO uint8_t IP[240]; /!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) /
emilmont	78:ed8466a608b4	309	uint32_t RESERVED5[644];
emilmont	78:ed8466a608b4	310	__O uint32_t STIR; /!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register /
emilmont	78:ed8466a608b4	311	} NVIC_Type;
emilmont	78:ed8466a608b4	312
emilmont	78:ed8466a608b4	313	/* Software Triggered Interrupt Register Definitions */
emilmont	78:ed8466a608b4	314	#define NVIC_STIR_INTID_Pos 0 /!< STIR: INTLINESNUM Position /
emilmont	78:ed8466a608b4	315	#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /!< STIR: INTLINESNUM Mask /
emilmont	78:ed8466a608b4	316
emilmont	78:ed8466a608b4	317	/@} end of group CMSIS_NVIC /
emilmont	78:ed8466a608b4	318
emilmont	78:ed8466a608b4	319
emilmont	78:ed8466a608b4	320	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	321	\defgroup CMSIS_SCB System Control Block (SCB)
emilmont	78:ed8466a608b4	322	\brief Type definitions for the System Control Block Registers
emilmont	78:ed8466a608b4	323	@{
emilmont	78:ed8466a608b4	324	*/
emilmont	78:ed8466a608b4	325
emilmont	78:ed8466a608b4	326	/** \brief Structure type to access the System Control Block (SCB).
emilmont	78:ed8466a608b4	327	*/
emilmont	78:ed8466a608b4	328	typedef struct
emilmont	78:ed8466a608b4	329	{
emilmont	78:ed8466a608b4	330	__I uint32_t CPUID; /!< Offset: 0x000 (R/ ) CPUID Base Register /
emilmont	78:ed8466a608b4	331	__IO uint32_t ICSR; /!< Offset: 0x004 (R/W) Interrupt Control and State Register /
emilmont	78:ed8466a608b4	332	__IO uint32_t VTOR; /!< Offset: 0x008 (R/W) Vector Table Offset Register /
emilmont	78:ed8466a608b4	333	__IO uint32_t AIRCR; /!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register /
emilmont	78:ed8466a608b4	334	__IO uint32_t SCR; /!< Offset: 0x010 (R/W) System Control Register /
emilmont	78:ed8466a608b4	335	__IO uint32_t CCR; /!< Offset: 0x014 (R/W) Configuration Control Register /
emilmont	78:ed8466a608b4	336	__IO uint8_t SHP[12]; /!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) /
emilmont	78:ed8466a608b4	337	__IO uint32_t SHCSR; /!< Offset: 0x024 (R/W) System Handler Control and State Register /
emilmont	78:ed8466a608b4	338	__IO uint32_t CFSR; /!< Offset: 0x028 (R/W) Configurable Fault Status Register /
emilmont	78:ed8466a608b4	339	__IO uint32_t HFSR; /!< Offset: 0x02C (R/W) HardFault Status Register /
emilmont	78:ed8466a608b4	340	__IO uint32_t DFSR; /!< Offset: 0x030 (R/W) Debug Fault Status Register /
emilmont	78:ed8466a608b4	341	__IO uint32_t MMFAR; /!< Offset: 0x034 (R/W) MemManage Fault Address Register /
emilmont	78:ed8466a608b4	342	__IO uint32_t BFAR; /!< Offset: 0x038 (R/W) BusFault Address Register /
emilmont	78:ed8466a608b4	343	__IO uint32_t AFSR; /!< Offset: 0x03C (R/W) Auxiliary Fault Status Register /
emilmont	78:ed8466a608b4	344	__I uint32_t PFR[2]; /!< Offset: 0x040 (R/ ) Processor Feature Register /
emilmont	78:ed8466a608b4	345	__I uint32_t DFR; /!< Offset: 0x048 (R/ ) Debug Feature Register /
emilmont	78:ed8466a608b4	346	__I uint32_t ADR; /!< Offset: 0x04C (R/ ) Auxiliary Feature Register /
emilmont	78:ed8466a608b4	347	__I uint32_t MMFR[4]; /!< Offset: 0x050 (R/ ) Memory Model Feature Register /
emilmont	78:ed8466a608b4	348	__I uint32_t ISAR[5]; /!< Offset: 0x060 (R/ ) Instruction Set Attributes Register /
emilmont	78:ed8466a608b4	349	uint32_t RESERVED0[5];
emilmont	78:ed8466a608b4	350	__IO uint32_t CPACR; /!< Offset: 0x088 (R/W) Coprocessor Access Control Register /
emilmont	78:ed8466a608b4	351	} SCB_Type;
emilmont	78:ed8466a608b4	352
emilmont	78:ed8466a608b4	353	/* SCB CPUID Register Definitions */
emilmont	78:ed8466a608b4	354	#define SCB_CPUID_IMPLEMENTER_Pos 24 /!< SCB CPUID: IMPLEMENTER Position /
emilmont	78:ed8466a608b4	355	#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /!< SCB CPUID: IMPLEMENTER Mask /
emilmont	78:ed8466a608b4	356
emilmont	78:ed8466a608b4	357	#define SCB_CPUID_VARIANT_Pos 20 /!< SCB CPUID: VARIANT Position /
emilmont	78:ed8466a608b4	358	#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /!< SCB CPUID: VARIANT Mask /
emilmont	78:ed8466a608b4	359
emilmont	78:ed8466a608b4	360	#define SCB_CPUID_ARCHITECTURE_Pos 16 /!< SCB CPUID: ARCHITECTURE Position /
emilmont	78:ed8466a608b4	361	#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /!< SCB CPUID: ARCHITECTURE Mask /
emilmont	78:ed8466a608b4	362
emilmont	78:ed8466a608b4	363	#define SCB_CPUID_PARTNO_Pos 4 /!< SCB CPUID: PARTNO Position /
emilmont	78:ed8466a608b4	364	#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /!< SCB CPUID: PARTNO Mask /
emilmont	78:ed8466a608b4	365
emilmont	78:ed8466a608b4	366	#define SCB_CPUID_REVISION_Pos 0 /!< SCB CPUID: REVISION Position /
emilmont	78:ed8466a608b4	367	#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /!< SCB CPUID: REVISION Mask /
emilmont	78:ed8466a608b4	368
emilmont	78:ed8466a608b4	369	/* SCB Interrupt Control State Register Definitions */
emilmont	78:ed8466a608b4	370	#define SCB_ICSR_NMIPENDSET_Pos 31 /!< SCB ICSR: NMIPENDSET Position /
emilmont	78:ed8466a608b4	371	#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /!< SCB ICSR: NMIPENDSET Mask /
emilmont	78:ed8466a608b4	372
emilmont	78:ed8466a608b4	373	#define SCB_ICSR_PENDSVSET_Pos 28 /!< SCB ICSR: PENDSVSET Position /
emilmont	78:ed8466a608b4	374	#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /!< SCB ICSR: PENDSVSET Mask /
emilmont	78:ed8466a608b4	375
emilmont	78:ed8466a608b4	376	#define SCB_ICSR_PENDSVCLR_Pos 27 /!< SCB ICSR: PENDSVCLR Position /
emilmont	78:ed8466a608b4	377	#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /!< SCB ICSR: PENDSVCLR Mask /
emilmont	78:ed8466a608b4	378
emilmont	78:ed8466a608b4	379	#define SCB_ICSR_PENDSTSET_Pos 26 /!< SCB ICSR: PENDSTSET Position /
emilmont	78:ed8466a608b4	380	#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /!< SCB ICSR: PENDSTSET Mask /
emilmont	78:ed8466a608b4	381
emilmont	78:ed8466a608b4	382	#define SCB_ICSR_PENDSTCLR_Pos 25 /!< SCB ICSR: PENDSTCLR Position /
emilmont	78:ed8466a608b4	383	#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /!< SCB ICSR: PENDSTCLR Mask /
emilmont	78:ed8466a608b4	384
emilmont	78:ed8466a608b4	385	#define SCB_ICSR_ISRPREEMPT_Pos 23 /!< SCB ICSR: ISRPREEMPT Position /
emilmont	78:ed8466a608b4	386	#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /!< SCB ICSR: ISRPREEMPT Mask /
emilmont	78:ed8466a608b4	387
emilmont	78:ed8466a608b4	388	#define SCB_ICSR_ISRPENDING_Pos 22 /!< SCB ICSR: ISRPENDING Position /
emilmont	78:ed8466a608b4	389	#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /!< SCB ICSR: ISRPENDING Mask /
emilmont	78:ed8466a608b4	390
emilmont	78:ed8466a608b4	391	#define SCB_ICSR_VECTPENDING_Pos 12 /!< SCB ICSR: VECTPENDING Position /
emilmont	78:ed8466a608b4	392	#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /!< SCB ICSR: VECTPENDING Mask /
emilmont	78:ed8466a608b4	393
emilmont	78:ed8466a608b4	394	#define SCB_ICSR_RETTOBASE_Pos 11 /!< SCB ICSR: RETTOBASE Position /
emilmont	78:ed8466a608b4	395	#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /!< SCB ICSR: RETTOBASE Mask /
emilmont	78:ed8466a608b4	396
emilmont	78:ed8466a608b4	397	#define SCB_ICSR_VECTACTIVE_Pos 0 /!< SCB ICSR: VECTACTIVE Position /
emilmont	78:ed8466a608b4	398	#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /!< SCB ICSR: VECTACTIVE Mask /
emilmont	78:ed8466a608b4	399
emilmont	78:ed8466a608b4	400	/* SCB Vector Table Offset Register Definitions */
emilmont	78:ed8466a608b4	401	#if (__CM3_REV < 0x0201) /* core r2p1 */
emilmont	78:ed8466a608b4	402	#define SCB_VTOR_TBLBASE_Pos 29 /!< SCB VTOR: TBLBASE Position /
emilmont	78:ed8466a608b4	403	#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /!< SCB VTOR: TBLBASE Mask /
emilmont	78:ed8466a608b4	404
emilmont	78:ed8466a608b4	405	#define SCB_VTOR_TBLOFF_Pos 7 /!< SCB VTOR: TBLOFF Position /
emilmont	78:ed8466a608b4	406	#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /!< SCB VTOR: TBLOFF Mask /
emilmont	78:ed8466a608b4	407	#else
emilmont	78:ed8466a608b4	408	#define SCB_VTOR_TBLOFF_Pos 7 /!< SCB VTOR: TBLOFF Position /
emilmont	78:ed8466a608b4	409	#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /!< SCB VTOR: TBLOFF Mask /
emilmont	78:ed8466a608b4	410	#endif
emilmont	78:ed8466a608b4	411
emilmont	78:ed8466a608b4	412	/* SCB Application Interrupt and Reset Control Register Definitions */
emilmont	78:ed8466a608b4	413	#define SCB_AIRCR_VECTKEY_Pos 16 /!< SCB AIRCR: VECTKEY Position /
emilmont	78:ed8466a608b4	414	#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /!< SCB AIRCR: VECTKEY Mask /
emilmont	78:ed8466a608b4	415
emilmont	78:ed8466a608b4	416	#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /!< SCB AIRCR: VECTKEYSTAT Position /
emilmont	78:ed8466a608b4	417	#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /!< SCB AIRCR: VECTKEYSTAT Mask /
emilmont	78:ed8466a608b4	418
emilmont	78:ed8466a608b4	419	#define SCB_AIRCR_ENDIANESS_Pos 15 /!< SCB AIRCR: ENDIANESS Position /
emilmont	78:ed8466a608b4	420	#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /!< SCB AIRCR: ENDIANESS Mask /
emilmont	78:ed8466a608b4	421
emilmont	78:ed8466a608b4	422	#define SCB_AIRCR_PRIGROUP_Pos 8 /!< SCB AIRCR: PRIGROUP Position /
emilmont	78:ed8466a608b4	423	#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /!< SCB AIRCR: PRIGROUP Mask /
emilmont	78:ed8466a608b4	424
emilmont	78:ed8466a608b4	425	#define SCB_AIRCR_SYSRESETREQ_Pos 2 /!< SCB AIRCR: SYSRESETREQ Position /
emilmont	78:ed8466a608b4	426	#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /!< SCB AIRCR: SYSRESETREQ Mask /
emilmont	78:ed8466a608b4	427
emilmont	78:ed8466a608b4	428	#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /!< SCB AIRCR: VECTCLRACTIVE Position /
emilmont	78:ed8466a608b4	429	#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /!< SCB AIRCR: VECTCLRACTIVE Mask /
emilmont	78:ed8466a608b4	430
emilmont	78:ed8466a608b4	431	#define SCB_AIRCR_VECTRESET_Pos 0 /!< SCB AIRCR: VECTRESET Position /
emilmont	78:ed8466a608b4	432	#define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /!< SCB AIRCR: VECTRESET Mask /
emilmont	78:ed8466a608b4	433
emilmont	78:ed8466a608b4	434	/* SCB System Control Register Definitions */
emilmont	78:ed8466a608b4	435	#define SCB_SCR_SEVONPEND_Pos 4 /!< SCB SCR: SEVONPEND Position /
emilmont	78:ed8466a608b4	436	#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /!< SCB SCR: SEVONPEND Mask /
emilmont	78:ed8466a608b4	437
emilmont	78:ed8466a608b4	438	#define SCB_SCR_SLEEPDEEP_Pos 2 /!< SCB SCR: SLEEPDEEP Position /
emilmont	78:ed8466a608b4	439	#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /!< SCB SCR: SLEEPDEEP Mask /
emilmont	78:ed8466a608b4	440
emilmont	78:ed8466a608b4	441	#define SCB_SCR_SLEEPONEXIT_Pos 1 /!< SCB SCR: SLEEPONEXIT Position /
emilmont	78:ed8466a608b4	442	#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /!< SCB SCR: SLEEPONEXIT Mask /
emilmont	78:ed8466a608b4	443
emilmont	78:ed8466a608b4	444	/* SCB Configuration Control Register Definitions */
emilmont	78:ed8466a608b4	445	#define SCB_CCR_STKALIGN_Pos 9 /!< SCB CCR: STKALIGN Position /
emilmont	78:ed8466a608b4	446	#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /!< SCB CCR: STKALIGN Mask /
emilmont	78:ed8466a608b4	447
emilmont	78:ed8466a608b4	448	#define SCB_CCR_BFHFNMIGN_Pos 8 /!< SCB CCR: BFHFNMIGN Position /
emilmont	78:ed8466a608b4	449	#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /!< SCB CCR: BFHFNMIGN Mask /
emilmont	78:ed8466a608b4	450
emilmont	78:ed8466a608b4	451	#define SCB_CCR_DIV_0_TRP_Pos 4 /!< SCB CCR: DIV_0_TRP Position /
emilmont	78:ed8466a608b4	452	#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /!< SCB CCR: DIV_0_TRP Mask /
emilmont	78:ed8466a608b4	453
emilmont	78:ed8466a608b4	454	#define SCB_CCR_UNALIGN_TRP_Pos 3 /!< SCB CCR: UNALIGN_TRP Position /
emilmont	78:ed8466a608b4	455	#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /!< SCB CCR: UNALIGN_TRP Mask /
emilmont	78:ed8466a608b4	456
emilmont	78:ed8466a608b4	457	#define SCB_CCR_USERSETMPEND_Pos 1 /!< SCB CCR: USERSETMPEND Position /
emilmont	78:ed8466a608b4	458	#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /!< SCB CCR: USERSETMPEND Mask /
emilmont	78:ed8466a608b4	459
emilmont	78:ed8466a608b4	460	#define SCB_CCR_NONBASETHRDENA_Pos 0 /!< SCB CCR: NONBASETHRDENA Position /
emilmont	78:ed8466a608b4	461	#define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /!< SCB CCR: NONBASETHRDENA Mask /
emilmont	78:ed8466a608b4	462
emilmont	78:ed8466a608b4	463	/* SCB System Handler Control and State Register Definitions */
emilmont	78:ed8466a608b4	464	#define SCB_SHCSR_USGFAULTENA_Pos 18 /!< SCB SHCSR: USGFAULTENA Position /
emilmont	78:ed8466a608b4	465	#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /!< SCB SHCSR: USGFAULTENA Mask /
emilmont	78:ed8466a608b4	466
emilmont	78:ed8466a608b4	467	#define SCB_SHCSR_BUSFAULTENA_Pos 17 /!< SCB SHCSR: BUSFAULTENA Position /
emilmont	78:ed8466a608b4	468	#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /!< SCB SHCSR: BUSFAULTENA Mask /
emilmont	78:ed8466a608b4	469
emilmont	78:ed8466a608b4	470	#define SCB_SHCSR_MEMFAULTENA_Pos 16 /!< SCB SHCSR: MEMFAULTENA Position /
emilmont	78:ed8466a608b4	471	#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /!< SCB SHCSR: MEMFAULTENA Mask /
emilmont	78:ed8466a608b4	472
emilmont	78:ed8466a608b4	473	#define SCB_SHCSR_SVCALLPENDED_Pos 15 /!< SCB SHCSR: SVCALLPENDED Position /
emilmont	78:ed8466a608b4	474	#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /!< SCB SHCSR: SVCALLPENDED Mask /
emilmont	78:ed8466a608b4	475
emilmont	78:ed8466a608b4	476	#define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /!< SCB SHCSR: BUSFAULTPENDED Position /
emilmont	78:ed8466a608b4	477	#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /!< SCB SHCSR: BUSFAULTPENDED Mask /
emilmont	78:ed8466a608b4	478
emilmont	78:ed8466a608b4	479	#define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /!< SCB SHCSR: MEMFAULTPENDED Position /
emilmont	78:ed8466a608b4	480	#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /!< SCB SHCSR: MEMFAULTPENDED Mask /
emilmont	78:ed8466a608b4	481
emilmont	78:ed8466a608b4	482	#define SCB_SHCSR_USGFAULTPENDED_Pos 12 /!< SCB SHCSR: USGFAULTPENDED Position /
emilmont	78:ed8466a608b4	483	#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /!< SCB SHCSR: USGFAULTPENDED Mask /
emilmont	78:ed8466a608b4	484
emilmont	78:ed8466a608b4	485	#define SCB_SHCSR_SYSTICKACT_Pos 11 /!< SCB SHCSR: SYSTICKACT Position /
emilmont	78:ed8466a608b4	486	#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /!< SCB SHCSR: SYSTICKACT Mask /
emilmont	78:ed8466a608b4	487
emilmont	78:ed8466a608b4	488	#define SCB_SHCSR_PENDSVACT_Pos 10 /!< SCB SHCSR: PENDSVACT Position /
emilmont	78:ed8466a608b4	489	#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /!< SCB SHCSR: PENDSVACT Mask /
emilmont	78:ed8466a608b4	490
emilmont	78:ed8466a608b4	491	#define SCB_SHCSR_MONITORACT_Pos 8 /!< SCB SHCSR: MONITORACT Position /
emilmont	78:ed8466a608b4	492	#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /!< SCB SHCSR: MONITORACT Mask /
emilmont	78:ed8466a608b4	493
emilmont	78:ed8466a608b4	494	#define SCB_SHCSR_SVCALLACT_Pos 7 /!< SCB SHCSR: SVCALLACT Position /
emilmont	78:ed8466a608b4	495	#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /!< SCB SHCSR: SVCALLACT Mask /
emilmont	78:ed8466a608b4	496
emilmont	78:ed8466a608b4	497	#define SCB_SHCSR_USGFAULTACT_Pos 3 /!< SCB SHCSR: USGFAULTACT Position /
emilmont	78:ed8466a608b4	498	#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /!< SCB SHCSR: USGFAULTACT Mask /
emilmont	78:ed8466a608b4	499
emilmont	78:ed8466a608b4	500	#define SCB_SHCSR_BUSFAULTACT_Pos 1 /!< SCB SHCSR: BUSFAULTACT Position /
emilmont	78:ed8466a608b4	501	#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /!< SCB SHCSR: BUSFAULTACT Mask /
emilmont	78:ed8466a608b4	502
emilmont	78:ed8466a608b4	503	#define SCB_SHCSR_MEMFAULTACT_Pos 0 /!< SCB SHCSR: MEMFAULTACT Position /
emilmont	78:ed8466a608b4	504	#define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /!< SCB SHCSR: MEMFAULTACT Mask /
emilmont	78:ed8466a608b4	505
emilmont	78:ed8466a608b4	506	/* SCB Configurable Fault Status Registers Definitions */
emilmont	78:ed8466a608b4	507	#define SCB_CFSR_USGFAULTSR_Pos 16 /!< SCB CFSR: Usage Fault Status Register Position /
emilmont	78:ed8466a608b4	508	#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /!< SCB CFSR: Usage Fault Status Register Mask /
emilmont	78:ed8466a608b4	509
emilmont	78:ed8466a608b4	510	#define SCB_CFSR_BUSFAULTSR_Pos 8 /!< SCB CFSR: Bus Fault Status Register Position /
emilmont	78:ed8466a608b4	511	#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /!< SCB CFSR: Bus Fault Status Register Mask /
emilmont	78:ed8466a608b4	512
emilmont	78:ed8466a608b4	513	#define SCB_CFSR_MEMFAULTSR_Pos 0 /!< SCB CFSR: Memory Manage Fault Status Register Position /
emilmont	78:ed8466a608b4	514	#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /!< SCB CFSR: Memory Manage Fault Status Register Mask /
emilmont	78:ed8466a608b4	515
emilmont	78:ed8466a608b4	516	/* SCB Hard Fault Status Registers Definitions */
emilmont	78:ed8466a608b4	517	#define SCB_HFSR_DEBUGEVT_Pos 31 /!< SCB HFSR: DEBUGEVT Position /
emilmont	78:ed8466a608b4	518	#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /!< SCB HFSR: DEBUGEVT Mask /
emilmont	78:ed8466a608b4	519
emilmont	78:ed8466a608b4	520	#define SCB_HFSR_FORCED_Pos 30 /!< SCB HFSR: FORCED Position /
emilmont	78:ed8466a608b4	521	#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /!< SCB HFSR: FORCED Mask /
emilmont	78:ed8466a608b4	522
emilmont	78:ed8466a608b4	523	#define SCB_HFSR_VECTTBL_Pos 1 /!< SCB HFSR: VECTTBL Position /
emilmont	78:ed8466a608b4	524	#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /!< SCB HFSR: VECTTBL Mask /
emilmont	78:ed8466a608b4	525
emilmont	78:ed8466a608b4	526	/* SCB Debug Fault Status Register Definitions */
emilmont	78:ed8466a608b4	527	#define SCB_DFSR_EXTERNAL_Pos 4 /!< SCB DFSR: EXTERNAL Position /
emilmont	78:ed8466a608b4	528	#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /!< SCB DFSR: EXTERNAL Mask /
emilmont	78:ed8466a608b4	529
emilmont	78:ed8466a608b4	530	#define SCB_DFSR_VCATCH_Pos 3 /!< SCB DFSR: VCATCH Position /
emilmont	78:ed8466a608b4	531	#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /!< SCB DFSR: VCATCH Mask /
emilmont	78:ed8466a608b4	532
emilmont	78:ed8466a608b4	533	#define SCB_DFSR_DWTTRAP_Pos 2 /!< SCB DFSR: DWTTRAP Position /
emilmont	78:ed8466a608b4	534	#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /!< SCB DFSR: DWTTRAP Mask /
emilmont	78:ed8466a608b4	535
emilmont	78:ed8466a608b4	536	#define SCB_DFSR_BKPT_Pos 1 /!< SCB DFSR: BKPT Position /
emilmont	78:ed8466a608b4	537	#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /!< SCB DFSR: BKPT Mask /
emilmont	78:ed8466a608b4	538
emilmont	78:ed8466a608b4	539	#define SCB_DFSR_HALTED_Pos 0 /!< SCB DFSR: HALTED Position /
emilmont	78:ed8466a608b4	540	#define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /!< SCB DFSR: HALTED Mask /
emilmont	78:ed8466a608b4	541
emilmont	78:ed8466a608b4	542	/@} end of group CMSIS_SCB /
emilmont	78:ed8466a608b4	543
emilmont	78:ed8466a608b4	544
emilmont	78:ed8466a608b4	545	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	546	\defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
emilmont	78:ed8466a608b4	547	\brief Type definitions for the System Control and ID Register not in the SCB
emilmont	78:ed8466a608b4	548	@{
emilmont	78:ed8466a608b4	549	*/
emilmont	78:ed8466a608b4	550
emilmont	78:ed8466a608b4	551	/** \brief Structure type to access the System Control and ID Register not in the SCB.
emilmont	78:ed8466a608b4	552	*/
emilmont	78:ed8466a608b4	553	typedef struct
emilmont	78:ed8466a608b4	554	{
emilmont	78:ed8466a608b4	555	uint32_t RESERVED0[1];
emilmont	78:ed8466a608b4	556	__I uint32_t ICTR; /!< Offset: 0x004 (R/ ) Interrupt Controller Type Register /
emilmont	78:ed8466a608b4	557	#if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
emilmont	78:ed8466a608b4	558	__IO uint32_t ACTLR; /!< Offset: 0x008 (R/W) Auxiliary Control Register /
emilmont	78:ed8466a608b4	559	#else
emilmont	78:ed8466a608b4	560	uint32_t RESERVED1[1];
emilmont	78:ed8466a608b4	561	#endif
emilmont	78:ed8466a608b4	562	} SCnSCB_Type;
emilmont	78:ed8466a608b4	563
emilmont	78:ed8466a608b4	564	/* Interrupt Controller Type Register Definitions */
emilmont	78:ed8466a608b4	565	#define SCnSCB_ICTR_INTLINESNUM_Pos 0 /!< ICTR: INTLINESNUM Position /
emilmont	78:ed8466a608b4	566	#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /!< ICTR: INTLINESNUM Mask /
emilmont	78:ed8466a608b4	567
emilmont	78:ed8466a608b4	568	/* Auxiliary Control Register Definitions */
emilmont	78:ed8466a608b4	569
emilmont	78:ed8466a608b4	570	#define SCnSCB_ACTLR_DISFOLD_Pos 2 /!< ACTLR: DISFOLD Position /
emilmont	78:ed8466a608b4	571	#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /!< ACTLR: DISFOLD Mask /
emilmont	78:ed8466a608b4	572
emilmont	78:ed8466a608b4	573	#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /!< ACTLR: DISDEFWBUF Position /
emilmont	78:ed8466a608b4	574	#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /!< ACTLR: DISDEFWBUF Mask /
emilmont	78:ed8466a608b4	575
emilmont	78:ed8466a608b4	576	#define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /!< ACTLR: DISMCYCINT Position /
emilmont	78:ed8466a608b4	577	#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /!< ACTLR: DISMCYCINT Mask /
emilmont	78:ed8466a608b4	578
emilmont	78:ed8466a608b4	579	/@} end of group CMSIS_SCnotSCB /
emilmont	78:ed8466a608b4	580
emilmont	78:ed8466a608b4	581
emilmont	78:ed8466a608b4	582	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	583	\defgroup CMSIS_SysTick System Tick Timer (SysTick)
emilmont	78:ed8466a608b4	584	\brief Type definitions for the System Timer Registers.
emilmont	78:ed8466a608b4	585	@{
emilmont	78:ed8466a608b4	586	*/
emilmont	78:ed8466a608b4	587
emilmont	78:ed8466a608b4	588	/** \brief Structure type to access the System Timer (SysTick).
emilmont	78:ed8466a608b4	589	*/
emilmont	78:ed8466a608b4	590	typedef struct
emilmont	78:ed8466a608b4	591	{
emilmont	78:ed8466a608b4	592	__IO uint32_t CTRL; /!< Offset: 0x000 (R/W) SysTick Control and Status Register /
emilmont	78:ed8466a608b4	593	__IO uint32_t LOAD; /!< Offset: 0x004 (R/W) SysTick Reload Value Register /
emilmont	78:ed8466a608b4	594	__IO uint32_t VAL; /!< Offset: 0x008 (R/W) SysTick Current Value Register /
emilmont	78:ed8466a608b4	595	__I uint32_t CALIB; /!< Offset: 0x00C (R/ ) SysTick Calibration Register /
emilmont	78:ed8466a608b4	596	} SysTick_Type;
emilmont	78:ed8466a608b4	597
emilmont	78:ed8466a608b4	598	/* SysTick Control / Status Register Definitions */
emilmont	78:ed8466a608b4	599	#define SysTick_CTRL_COUNTFLAG_Pos 16 /!< SysTick CTRL: COUNTFLAG Position /
emilmont	78:ed8466a608b4	600	#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /!< SysTick CTRL: COUNTFLAG Mask /
emilmont	78:ed8466a608b4	601
emilmont	78:ed8466a608b4	602	#define SysTick_CTRL_CLKSOURCE_Pos 2 /!< SysTick CTRL: CLKSOURCE Position /
emilmont	78:ed8466a608b4	603	#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /!< SysTick CTRL: CLKSOURCE Mask /
emilmont	78:ed8466a608b4	604
emilmont	78:ed8466a608b4	605	#define SysTick_CTRL_TICKINT_Pos 1 /!< SysTick CTRL: TICKINT Position /
emilmont	78:ed8466a608b4	606	#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /!< SysTick CTRL: TICKINT Mask /
emilmont	78:ed8466a608b4	607
emilmont	78:ed8466a608b4	608	#define SysTick_CTRL_ENABLE_Pos 0 /!< SysTick CTRL: ENABLE Position /
emilmont	78:ed8466a608b4	609	#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /!< SysTick CTRL: ENABLE Mask /
emilmont	78:ed8466a608b4	610
emilmont	78:ed8466a608b4	611	/* SysTick Reload Register Definitions */
emilmont	78:ed8466a608b4	612	#define SysTick_LOAD_RELOAD_Pos 0 /!< SysTick LOAD: RELOAD Position /
emilmont	78:ed8466a608b4	613	#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /!< SysTick LOAD: RELOAD Mask /
emilmont	78:ed8466a608b4	614
emilmont	78:ed8466a608b4	615	/* SysTick Current Register Definitions */
emilmont	78:ed8466a608b4	616	#define SysTick_VAL_CURRENT_Pos 0 /!< SysTick VAL: CURRENT Position /
emilmont	78:ed8466a608b4	617	#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /!< SysTick VAL: CURRENT Mask /
emilmont	78:ed8466a608b4	618
emilmont	78:ed8466a608b4	619	/* SysTick Calibration Register Definitions */
emilmont	78:ed8466a608b4	620	#define SysTick_CALIB_NOREF_Pos 31 /!< SysTick CALIB: NOREF Position /
emilmont	78:ed8466a608b4	621	#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /!< SysTick CALIB: NOREF Mask /
emilmont	78:ed8466a608b4	622
emilmont	78:ed8466a608b4	623	#define SysTick_CALIB_SKEW_Pos 30 /!< SysTick CALIB: SKEW Position /
emilmont	78:ed8466a608b4	624	#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /!< SysTick CALIB: SKEW Mask /
emilmont	78:ed8466a608b4	625
emilmont	78:ed8466a608b4	626	#define SysTick_CALIB_TENMS_Pos 0 /!< SysTick CALIB: TENMS Position /
emilmont	78:ed8466a608b4	627	#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /!< SysTick CALIB: TENMS Mask /
emilmont	78:ed8466a608b4	628
emilmont	78:ed8466a608b4	629	/@} end of group CMSIS_SysTick /
emilmont	78:ed8466a608b4	630
emilmont	78:ed8466a608b4	631
emilmont	78:ed8466a608b4	632	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	633	\defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM)
emilmont	78:ed8466a608b4	634	\brief Type definitions for the Instrumentation Trace Macrocell (ITM)
emilmont	78:ed8466a608b4	635	@{
emilmont	78:ed8466a608b4	636	*/
emilmont	78:ed8466a608b4	637
emilmont	78:ed8466a608b4	638	/** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM).
emilmont	78:ed8466a608b4	639	*/
emilmont	78:ed8466a608b4	640	typedef struct
emilmont	78:ed8466a608b4	641	{
emilmont	78:ed8466a608b4	642	__O union
emilmont	78:ed8466a608b4	643	{
emilmont	78:ed8466a608b4	644	__O uint8_t u8; /!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit /
emilmont	78:ed8466a608b4	645	__O uint16_t u16; /!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit /
emilmont	78:ed8466a608b4	646	__O uint32_t u32; /!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit /
emilmont	78:ed8466a608b4	647	} PORT [32]; /!< Offset: 0x000 ( /W) ITM Stimulus Port Registers /
emilmont	78:ed8466a608b4	648	uint32_t RESERVED0[864];
emilmont	78:ed8466a608b4	649	__IO uint32_t TER; /!< Offset: 0xE00 (R/W) ITM Trace Enable Register /
emilmont	78:ed8466a608b4	650	uint32_t RESERVED1[15];
emilmont	78:ed8466a608b4	651	__IO uint32_t TPR; /!< Offset: 0xE40 (R/W) ITM Trace Privilege Register /
emilmont	78:ed8466a608b4	652	uint32_t RESERVED2[15];
emilmont	78:ed8466a608b4	653	__IO uint32_t TCR; /!< Offset: 0xE80 (R/W) ITM Trace Control Register /
emilmont	78:ed8466a608b4	654	uint32_t RESERVED3[29];
emilmont	78:ed8466a608b4	655	__O uint32_t IWR; /!< Offset: 0xEF8 ( /W) ITM Integration Write Register /
emilmont	78:ed8466a608b4	656	__I uint32_t IRR; /!< Offset: 0xEFC (R/ ) ITM Integration Read Register /
emilmont	78:ed8466a608b4	657	__IO uint32_t IMCR; /!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register /
emilmont	78:ed8466a608b4	658	uint32_t RESERVED4[43];
emilmont	78:ed8466a608b4	659	__O uint32_t LAR; /!< Offset: 0xFB0 ( /W) ITM Lock Access Register /
emilmont	78:ed8466a608b4	660	__I uint32_t LSR; /!< Offset: 0xFB4 (R/ ) ITM Lock Status Register /
emilmont	78:ed8466a608b4	661	uint32_t RESERVED5[6];
emilmont	78:ed8466a608b4	662	__I uint32_t PID4; /!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 /
emilmont	78:ed8466a608b4	663	__I uint32_t PID5; /!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 /
emilmont	78:ed8466a608b4	664	__I uint32_t PID6; /!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 /
emilmont	78:ed8466a608b4	665	__I uint32_t PID7; /!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 /
emilmont	78:ed8466a608b4	666	__I uint32_t PID0; /!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 /
emilmont	78:ed8466a608b4	667	__I uint32_t PID1; /!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 /
emilmont	78:ed8466a608b4	668	__I uint32_t PID2; /!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 /
emilmont	78:ed8466a608b4	669	__I uint32_t PID3; /!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 /
emilmont	78:ed8466a608b4	670	__I uint32_t CID0; /!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 /
emilmont	78:ed8466a608b4	671	__I uint32_t CID1; /!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 /
emilmont	78:ed8466a608b4	672	__I uint32_t CID2; /!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 /
emilmont	78:ed8466a608b4	673	__I uint32_t CID3; /!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 /
emilmont	78:ed8466a608b4	674	} ITM_Type;
emilmont	78:ed8466a608b4	675
emilmont	78:ed8466a608b4	676	/* ITM Trace Privilege Register Definitions */
emilmont	78:ed8466a608b4	677	#define ITM_TPR_PRIVMASK_Pos 0 /!< ITM TPR: PRIVMASK Position /
emilmont	78:ed8466a608b4	678	#define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /!< ITM TPR: PRIVMASK Mask /
emilmont	78:ed8466a608b4	679
emilmont	78:ed8466a608b4	680	/* ITM Trace Control Register Definitions */
emilmont	78:ed8466a608b4	681	#define ITM_TCR_BUSY_Pos 23 /!< ITM TCR: BUSY Position /
emilmont	78:ed8466a608b4	682	#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /!< ITM TCR: BUSY Mask /
emilmont	78:ed8466a608b4	683
emilmont	78:ed8466a608b4	684	#define ITM_TCR_TraceBusID_Pos 16 /!< ITM TCR: ATBID Position /
emilmont	78:ed8466a608b4	685	#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /!< ITM TCR: ATBID Mask /
emilmont	78:ed8466a608b4	686
emilmont	78:ed8466a608b4	687	#define ITM_TCR_GTSFREQ_Pos 10 /!< ITM TCR: Global timestamp frequency Position /
emilmont	78:ed8466a608b4	688	#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /!< ITM TCR: Global timestamp frequency Mask /
emilmont	78:ed8466a608b4	689
emilmont	78:ed8466a608b4	690	#define ITM_TCR_TSPrescale_Pos 8 /!< ITM TCR: TSPrescale Position /
emilmont	78:ed8466a608b4	691	#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /!< ITM TCR: TSPrescale Mask /
emilmont	78:ed8466a608b4	692
emilmont	78:ed8466a608b4	693	#define ITM_TCR_SWOENA_Pos 4 /!< ITM TCR: SWOENA Position /
emilmont	78:ed8466a608b4	694	#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /!< ITM TCR: SWOENA Mask /
emilmont	78:ed8466a608b4	695
emilmont	78:ed8466a608b4	696	#define ITM_TCR_DWTENA_Pos 3 /!< ITM TCR: DWTENA Position /
emilmont	78:ed8466a608b4	697	#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /!< ITM TCR: DWTENA Mask /
emilmont	78:ed8466a608b4	698
emilmont	78:ed8466a608b4	699	#define ITM_TCR_SYNCENA_Pos 2 /!< ITM TCR: SYNCENA Position /
emilmont	78:ed8466a608b4	700	#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /!< ITM TCR: SYNCENA Mask /
emilmont	78:ed8466a608b4	701
emilmont	78:ed8466a608b4	702	#define ITM_TCR_TSENA_Pos 1 /!< ITM TCR: TSENA Position /
emilmont	78:ed8466a608b4	703	#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /!< ITM TCR: TSENA Mask /
emilmont	78:ed8466a608b4	704
emilmont	78:ed8466a608b4	705	#define ITM_TCR_ITMENA_Pos 0 /!< ITM TCR: ITM Enable bit Position /
emilmont	78:ed8466a608b4	706	#define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /!< ITM TCR: ITM Enable bit Mask /
emilmont	78:ed8466a608b4	707
emilmont	78:ed8466a608b4	708	/* ITM Integration Write Register Definitions */
emilmont	78:ed8466a608b4	709	#define ITM_IWR_ATVALIDM_Pos 0 /!< ITM IWR: ATVALIDM Position /
emilmont	78:ed8466a608b4	710	#define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /!< ITM IWR: ATVALIDM Mask /
emilmont	78:ed8466a608b4	711
emilmont	78:ed8466a608b4	712	/* ITM Integration Read Register Definitions */
emilmont	78:ed8466a608b4	713	#define ITM_IRR_ATREADYM_Pos 0 /!< ITM IRR: ATREADYM Position /
emilmont	78:ed8466a608b4	714	#define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /!< ITM IRR: ATREADYM Mask /
emilmont	78:ed8466a608b4	715
emilmont	78:ed8466a608b4	716	/* ITM Integration Mode Control Register Definitions */
emilmont	78:ed8466a608b4	717	#define ITM_IMCR_INTEGRATION_Pos 0 /!< ITM IMCR: INTEGRATION Position /
emilmont	78:ed8466a608b4	718	#define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /!< ITM IMCR: INTEGRATION Mask /
emilmont	78:ed8466a608b4	719
emilmont	78:ed8466a608b4	720	/* ITM Lock Status Register Definitions */
emilmont	78:ed8466a608b4	721	#define ITM_LSR_ByteAcc_Pos 2 /!< ITM LSR: ByteAcc Position /
emilmont	78:ed8466a608b4	722	#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /!< ITM LSR: ByteAcc Mask /
emilmont	78:ed8466a608b4	723
emilmont	78:ed8466a608b4	724	#define ITM_LSR_Access_Pos 1 /!< ITM LSR: Access Position /
emilmont	78:ed8466a608b4	725	#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /!< ITM LSR: Access Mask /
emilmont	78:ed8466a608b4	726
emilmont	78:ed8466a608b4	727	#define ITM_LSR_Present_Pos 0 /!< ITM LSR: Present Position /
emilmont	78:ed8466a608b4	728	#define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /!< ITM LSR: Present Mask /
emilmont	78:ed8466a608b4	729
emilmont	78:ed8466a608b4	730	/@}/ /* end of group CMSIS_ITM */
emilmont	78:ed8466a608b4	731
emilmont	78:ed8466a608b4	732
emilmont	78:ed8466a608b4	733	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	734	\defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
emilmont	78:ed8466a608b4	735	\brief Type definitions for the Data Watchpoint and Trace (DWT)
emilmont	78:ed8466a608b4	736	@{
emilmont	78:ed8466a608b4	737	*/
emilmont	78:ed8466a608b4	738
emilmont	78:ed8466a608b4	739	/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
emilmont	78:ed8466a608b4	740	*/
emilmont	78:ed8466a608b4	741	typedef struct
emilmont	78:ed8466a608b4	742	{
emilmont	78:ed8466a608b4	743	__IO uint32_t CTRL; /!< Offset: 0x000 (R/W) Control Register /
emilmont	78:ed8466a608b4	744	__IO uint32_t CYCCNT; /!< Offset: 0x004 (R/W) Cycle Count Register /
emilmont	78:ed8466a608b4	745	__IO uint32_t CPICNT; /!< Offset: 0x008 (R/W) CPI Count Register /
emilmont	78:ed8466a608b4	746	__IO uint32_t EXCCNT; /!< Offset: 0x00C (R/W) Exception Overhead Count Register /
emilmont	78:ed8466a608b4	747	__IO uint32_t SLEEPCNT; /!< Offset: 0x010 (R/W) Sleep Count Register /
emilmont	78:ed8466a608b4	748	__IO uint32_t LSUCNT; /!< Offset: 0x014 (R/W) LSU Count Register /
emilmont	78:ed8466a608b4	749	__IO uint32_t FOLDCNT; /!< Offset: 0x018 (R/W) Folded-instruction Count Register /
emilmont	78:ed8466a608b4	750	__I uint32_t PCSR; /!< Offset: 0x01C (R/ ) Program Counter Sample Register /
emilmont	78:ed8466a608b4	751	__IO uint32_t COMP0; /!< Offset: 0x020 (R/W) Comparator Register 0 /
emilmont	78:ed8466a608b4	752	__IO uint32_t MASK0; /!< Offset: 0x024 (R/W) Mask Register 0 /
emilmont	78:ed8466a608b4	753	__IO uint32_t FUNCTION0; /!< Offset: 0x028 (R/W) Function Register 0 /
emilmont	78:ed8466a608b4	754	uint32_t RESERVED0[1];
emilmont	78:ed8466a608b4	755	__IO uint32_t COMP1; /!< Offset: 0x030 (R/W) Comparator Register 1 /
emilmont	78:ed8466a608b4	756	__IO uint32_t MASK1; /!< Offset: 0x034 (R/W) Mask Register 1 /
emilmont	78:ed8466a608b4	757	__IO uint32_t FUNCTION1; /!< Offset: 0x038 (R/W) Function Register 1 /
emilmont	78:ed8466a608b4	758	uint32_t RESERVED1[1];
emilmont	78:ed8466a608b4	759	__IO uint32_t COMP2; /!< Offset: 0x040 (R/W) Comparator Register 2 /
emilmont	78:ed8466a608b4	760	__IO uint32_t MASK2; /!< Offset: 0x044 (R/W) Mask Register 2 /
emilmont	78:ed8466a608b4	761	__IO uint32_t FUNCTION2; /!< Offset: 0x048 (R/W) Function Register 2 /
emilmont	78:ed8466a608b4	762	uint32_t RESERVED2[1];
emilmont	78:ed8466a608b4	763	__IO uint32_t COMP3; /!< Offset: 0x050 (R/W) Comparator Register 3 /
emilmont	78:ed8466a608b4	764	__IO uint32_t MASK3; /!< Offset: 0x054 (R/W) Mask Register 3 /
emilmont	78:ed8466a608b4	765	__IO uint32_t FUNCTION3; /!< Offset: 0x058 (R/W) Function Register 3 /
emilmont	78:ed8466a608b4	766	} DWT_Type;
emilmont	78:ed8466a608b4	767
emilmont	78:ed8466a608b4	768	/* DWT Control Register Definitions */
emilmont	78:ed8466a608b4	769	#define DWT_CTRL_NUMCOMP_Pos 28 /!< DWT CTRL: NUMCOMP Position /
emilmont	78:ed8466a608b4	770	#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /!< DWT CTRL: NUMCOMP Mask /
emilmont	78:ed8466a608b4	771
emilmont	78:ed8466a608b4	772	#define DWT_CTRL_NOTRCPKT_Pos 27 /!< DWT CTRL: NOTRCPKT Position /
emilmont	78:ed8466a608b4	773	#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /!< DWT CTRL: NOTRCPKT Mask /
emilmont	78:ed8466a608b4	774
emilmont	78:ed8466a608b4	775	#define DWT_CTRL_NOEXTTRIG_Pos 26 /!< DWT CTRL: NOEXTTRIG Position /
emilmont	78:ed8466a608b4	776	#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /!< DWT CTRL: NOEXTTRIG Mask /
emilmont	78:ed8466a608b4	777
emilmont	78:ed8466a608b4	778	#define DWT_CTRL_NOCYCCNT_Pos 25 /!< DWT CTRL: NOCYCCNT Position /
emilmont	78:ed8466a608b4	779	#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /!< DWT CTRL: NOCYCCNT Mask /
emilmont	78:ed8466a608b4	780
emilmont	78:ed8466a608b4	781	#define DWT_CTRL_NOPRFCNT_Pos 24 /!< DWT CTRL: NOPRFCNT Position /
emilmont	78:ed8466a608b4	782	#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /!< DWT CTRL: NOPRFCNT Mask /
emilmont	78:ed8466a608b4	783
emilmont	78:ed8466a608b4	784	#define DWT_CTRL_CYCEVTENA_Pos 22 /!< DWT CTRL: CYCEVTENA Position /
emilmont	78:ed8466a608b4	785	#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /!< DWT CTRL: CYCEVTENA Mask /
emilmont	78:ed8466a608b4	786
emilmont	78:ed8466a608b4	787	#define DWT_CTRL_FOLDEVTENA_Pos 21 /!< DWT CTRL: FOLDEVTENA Position /
emilmont	78:ed8466a608b4	788	#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /!< DWT CTRL: FOLDEVTENA Mask /
emilmont	78:ed8466a608b4	789
emilmont	78:ed8466a608b4	790	#define DWT_CTRL_LSUEVTENA_Pos 20 /!< DWT CTRL: LSUEVTENA Position /
emilmont	78:ed8466a608b4	791	#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /!< DWT CTRL: LSUEVTENA Mask /
emilmont	78:ed8466a608b4	792
emilmont	78:ed8466a608b4	793	#define DWT_CTRL_SLEEPEVTENA_Pos 19 /!< DWT CTRL: SLEEPEVTENA Position /
emilmont	78:ed8466a608b4	794	#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /!< DWT CTRL: SLEEPEVTENA Mask /
emilmont	78:ed8466a608b4	795
emilmont	78:ed8466a608b4	796	#define DWT_CTRL_EXCEVTENA_Pos 18 /!< DWT CTRL: EXCEVTENA Position /
emilmont	78:ed8466a608b4	797	#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /!< DWT CTRL: EXCEVTENA Mask /
emilmont	78:ed8466a608b4	798
emilmont	78:ed8466a608b4	799	#define DWT_CTRL_CPIEVTENA_Pos 17 /!< DWT CTRL: CPIEVTENA Position /
emilmont	78:ed8466a608b4	800	#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /!< DWT CTRL: CPIEVTENA Mask /
emilmont	78:ed8466a608b4	801
emilmont	78:ed8466a608b4	802	#define DWT_CTRL_EXCTRCENA_Pos 16 /!< DWT CTRL: EXCTRCENA Position /
emilmont	78:ed8466a608b4	803	#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /!< DWT CTRL: EXCTRCENA Mask /
emilmont	78:ed8466a608b4	804
emilmont	78:ed8466a608b4	805	#define DWT_CTRL_PCSAMPLENA_Pos 12 /!< DWT CTRL: PCSAMPLENA Position /
emilmont	78:ed8466a608b4	806	#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /!< DWT CTRL: PCSAMPLENA Mask /
emilmont	78:ed8466a608b4	807
emilmont	78:ed8466a608b4	808	#define DWT_CTRL_SYNCTAP_Pos 10 /!< DWT CTRL: SYNCTAP Position /
emilmont	78:ed8466a608b4	809	#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /!< DWT CTRL: SYNCTAP Mask /
emilmont	78:ed8466a608b4	810
emilmont	78:ed8466a608b4	811	#define DWT_CTRL_CYCTAP_Pos 9 /!< DWT CTRL: CYCTAP Position /
emilmont	78:ed8466a608b4	812	#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /!< DWT CTRL: CYCTAP Mask /
emilmont	78:ed8466a608b4	813
emilmont	78:ed8466a608b4	814	#define DWT_CTRL_POSTINIT_Pos 5 /!< DWT CTRL: POSTINIT Position /
emilmont	78:ed8466a608b4	815	#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /!< DWT CTRL: POSTINIT Mask /
emilmont	78:ed8466a608b4	816
emilmont	78:ed8466a608b4	817	#define DWT_CTRL_POSTPRESET_Pos 1 /!< DWT CTRL: POSTPRESET Position /
emilmont	78:ed8466a608b4	818	#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /!< DWT CTRL: POSTPRESET Mask /
emilmont	78:ed8466a608b4	819
emilmont	78:ed8466a608b4	820	#define DWT_CTRL_CYCCNTENA_Pos 0 /!< DWT CTRL: CYCCNTENA Position /
emilmont	78:ed8466a608b4	821	#define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /!< DWT CTRL: CYCCNTENA Mask /
emilmont	78:ed8466a608b4	822
emilmont	78:ed8466a608b4	823	/* DWT CPI Count Register Definitions */
emilmont	78:ed8466a608b4	824	#define DWT_CPICNT_CPICNT_Pos 0 /!< DWT CPICNT: CPICNT Position /
emilmont	78:ed8466a608b4	825	#define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /!< DWT CPICNT: CPICNT Mask /
emilmont	78:ed8466a608b4	826
emilmont	78:ed8466a608b4	827	/* DWT Exception Overhead Count Register Definitions */
emilmont	78:ed8466a608b4	828	#define DWT_EXCCNT_EXCCNT_Pos 0 /!< DWT EXCCNT: EXCCNT Position /
emilmont	78:ed8466a608b4	829	#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /!< DWT EXCCNT: EXCCNT Mask /
emilmont	78:ed8466a608b4	830
emilmont	78:ed8466a608b4	831	/* DWT Sleep Count Register Definitions */
emilmont	78:ed8466a608b4	832	#define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /!< DWT SLEEPCNT: SLEEPCNT Position /
emilmont	78:ed8466a608b4	833	#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /!< DWT SLEEPCNT: SLEEPCNT Mask /
emilmont	78:ed8466a608b4	834
emilmont	78:ed8466a608b4	835	/* DWT LSU Count Register Definitions */
emilmont	78:ed8466a608b4	836	#define DWT_LSUCNT_LSUCNT_Pos 0 /!< DWT LSUCNT: LSUCNT Position /
emilmont	78:ed8466a608b4	837	#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /!< DWT LSUCNT: LSUCNT Mask /
emilmont	78:ed8466a608b4	838
emilmont	78:ed8466a608b4	839	/* DWT Folded-instruction Count Register Definitions */
emilmont	78:ed8466a608b4	840	#define DWT_FOLDCNT_FOLDCNT_Pos 0 /!< DWT FOLDCNT: FOLDCNT Position /
emilmont	78:ed8466a608b4	841	#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /!< DWT FOLDCNT: FOLDCNT Mask /
emilmont	78:ed8466a608b4	842
emilmont	78:ed8466a608b4	843	/* DWT Comparator Mask Register Definitions */
emilmont	78:ed8466a608b4	844	#define DWT_MASK_MASK_Pos 0 /!< DWT MASK: MASK Position /
emilmont	78:ed8466a608b4	845	#define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /!< DWT MASK: MASK Mask /
emilmont	78:ed8466a608b4	846
emilmont	78:ed8466a608b4	847	/* DWT Comparator Function Register Definitions */
emilmont	78:ed8466a608b4	848	#define DWT_FUNCTION_MATCHED_Pos 24 /!< DWT FUNCTION: MATCHED Position /
emilmont	78:ed8466a608b4	849	#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /!< DWT FUNCTION: MATCHED Mask /
emilmont	78:ed8466a608b4	850
emilmont	78:ed8466a608b4	851	#define DWT_FUNCTION_DATAVADDR1_Pos 16 /!< DWT FUNCTION: DATAVADDR1 Position /
emilmont	78:ed8466a608b4	852	#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /!< DWT FUNCTION: DATAVADDR1 Mask /
emilmont	78:ed8466a608b4	853
emilmont	78:ed8466a608b4	854	#define DWT_FUNCTION_DATAVADDR0_Pos 12 /!< DWT FUNCTION: DATAVADDR0 Position /
emilmont	78:ed8466a608b4	855	#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /!< DWT FUNCTION: DATAVADDR0 Mask /
emilmont	78:ed8466a608b4	856
emilmont	78:ed8466a608b4	857	#define DWT_FUNCTION_DATAVSIZE_Pos 10 /!< DWT FUNCTION: DATAVSIZE Position /
emilmont	78:ed8466a608b4	858	#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /!< DWT FUNCTION: DATAVSIZE Mask /
emilmont	78:ed8466a608b4	859
emilmont	78:ed8466a608b4	860	#define DWT_FUNCTION_LNK1ENA_Pos 9 /!< DWT FUNCTION: LNK1ENA Position /
emilmont	78:ed8466a608b4	861	#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /!< DWT FUNCTION: LNK1ENA Mask /
emilmont	78:ed8466a608b4	862
emilmont	78:ed8466a608b4	863	#define DWT_FUNCTION_DATAVMATCH_Pos 8 /!< DWT FUNCTION: DATAVMATCH Position /
emilmont	78:ed8466a608b4	864	#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /!< DWT FUNCTION: DATAVMATCH Mask /
emilmont	78:ed8466a608b4	865
emilmont	78:ed8466a608b4	866	#define DWT_FUNCTION_CYCMATCH_Pos 7 /!< DWT FUNCTION: CYCMATCH Position /
emilmont	78:ed8466a608b4	867	#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /!< DWT FUNCTION: CYCMATCH Mask /
emilmont	78:ed8466a608b4	868
emilmont	78:ed8466a608b4	869	#define DWT_FUNCTION_EMITRANGE_Pos 5 /!< DWT FUNCTION: EMITRANGE Position /
emilmont	78:ed8466a608b4	870	#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /!< DWT FUNCTION: EMITRANGE Mask /
emilmont	78:ed8466a608b4	871
emilmont	78:ed8466a608b4	872	#define DWT_FUNCTION_FUNCTION_Pos 0 /!< DWT FUNCTION: FUNCTION Position /
emilmont	78:ed8466a608b4	873	#define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /!< DWT FUNCTION: FUNCTION Mask /
emilmont	78:ed8466a608b4	874
emilmont	78:ed8466a608b4	875	/@}/ /* end of group CMSIS_DWT */
emilmont	78:ed8466a608b4	876
emilmont	78:ed8466a608b4	877
emilmont	78:ed8466a608b4	878	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	879	\defgroup CMSIS_TPI Trace Port Interface (TPI)
emilmont	78:ed8466a608b4	880	\brief Type definitions for the Trace Port Interface (TPI)
emilmont	78:ed8466a608b4	881	@{
emilmont	78:ed8466a608b4	882	*/
emilmont	78:ed8466a608b4	883
emilmont	78:ed8466a608b4	884	/** \brief Structure type to access the Trace Port Interface Register (TPI).
emilmont	78:ed8466a608b4	885	*/
emilmont	78:ed8466a608b4	886	typedef struct
emilmont	78:ed8466a608b4	887	{
emilmont	78:ed8466a608b4	888	__IO uint32_t SSPSR; /!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register /
emilmont	78:ed8466a608b4	889	__IO uint32_t CSPSR; /!< Offset: 0x004 (R/W) Current Parallel Port Size Register /
emilmont	78:ed8466a608b4	890	uint32_t RESERVED0[2];
emilmont	78:ed8466a608b4	891	__IO uint32_t ACPR; /!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register /
emilmont	78:ed8466a608b4	892	uint32_t RESERVED1[55];
emilmont	78:ed8466a608b4	893	__IO uint32_t SPPR; /!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register /
emilmont	78:ed8466a608b4	894	uint32_t RESERVED2[131];
emilmont	78:ed8466a608b4	895	__I uint32_t FFSR; /!< Offset: 0x300 (R/ ) Formatter and Flush Status Register /
emilmont	78:ed8466a608b4	896	__IO uint32_t FFCR; /!< Offset: 0x304 (R/W) Formatter and Flush Control Register /
emilmont	78:ed8466a608b4	897	__I uint32_t FSCR; /!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register /
emilmont	78:ed8466a608b4	898	uint32_t RESERVED3[759];
emilmont	78:ed8466a608b4	899	__I uint32_t TRIGGER; /!< Offset: 0xEE8 (R/ ) TRIGGER /
emilmont	78:ed8466a608b4	900	__I uint32_t FIFO0; /!< Offset: 0xEEC (R/ ) Integration ETM Data /
emilmont	78:ed8466a608b4	901	__I uint32_t ITATBCTR2; /!< Offset: 0xEF0 (R/ ) ITATBCTR2 /
emilmont	78:ed8466a608b4	902	uint32_t RESERVED4[1];
emilmont	78:ed8466a608b4	903	__I uint32_t ITATBCTR0; /!< Offset: 0xEF8 (R/ ) ITATBCTR0 /
emilmont	78:ed8466a608b4	904	__I uint32_t FIFO1; /!< Offset: 0xEFC (R/ ) Integration ITM Data /
emilmont	78:ed8466a608b4	905	__IO uint32_t ITCTRL; /!< Offset: 0xF00 (R/W) Integration Mode Control /
emilmont	78:ed8466a608b4	906	uint32_t RESERVED5[39];
emilmont	78:ed8466a608b4	907	__IO uint32_t CLAIMSET; /!< Offset: 0xFA0 (R/W) Claim tag set /
emilmont	78:ed8466a608b4	908	__IO uint32_t CLAIMCLR; /!< Offset: 0xFA4 (R/W) Claim tag clear /
emilmont	78:ed8466a608b4	909	uint32_t RESERVED7[8];
emilmont	78:ed8466a608b4	910	__I uint32_t DEVID; /!< Offset: 0xFC8 (R/ ) TPIU_DEVID /
emilmont	78:ed8466a608b4	911	__I uint32_t DEVTYPE; /!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE /
emilmont	78:ed8466a608b4	912	} TPI_Type;
emilmont	78:ed8466a608b4	913
emilmont	78:ed8466a608b4	914	/* TPI Asynchronous Clock Prescaler Register Definitions */
emilmont	78:ed8466a608b4	915	#define TPI_ACPR_PRESCALER_Pos 0 /!< TPI ACPR: PRESCALER Position /
emilmont	78:ed8466a608b4	916	#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /!< TPI ACPR: PRESCALER Mask /
emilmont	78:ed8466a608b4	917
emilmont	78:ed8466a608b4	918	/* TPI Selected Pin Protocol Register Definitions */
emilmont	78:ed8466a608b4	919	#define TPI_SPPR_TXMODE_Pos 0 /!< TPI SPPR: TXMODE Position /
emilmont	78:ed8466a608b4	920	#define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /!< TPI SPPR: TXMODE Mask /
emilmont	78:ed8466a608b4	921
emilmont	78:ed8466a608b4	922	/* TPI Formatter and Flush Status Register Definitions */
emilmont	78:ed8466a608b4	923	#define TPI_FFSR_FtNonStop_Pos 3 /!< TPI FFSR: FtNonStop Position /
emilmont	78:ed8466a608b4	924	#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /!< TPI FFSR: FtNonStop Mask /
emilmont	78:ed8466a608b4	925
emilmont	78:ed8466a608b4	926	#define TPI_FFSR_TCPresent_Pos 2 /!< TPI FFSR: TCPresent Position /
emilmont	78:ed8466a608b4	927	#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /!< TPI FFSR: TCPresent Mask /
emilmont	78:ed8466a608b4	928
emilmont	78:ed8466a608b4	929	#define TPI_FFSR_FtStopped_Pos 1 /!< TPI FFSR: FtStopped Position /
emilmont	78:ed8466a608b4	930	#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /!< TPI FFSR: FtStopped Mask /
emilmont	78:ed8466a608b4	931
emilmont	78:ed8466a608b4	932	#define TPI_FFSR_FlInProg_Pos 0 /!< TPI FFSR: FlInProg Position /
emilmont	78:ed8466a608b4	933	#define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /!< TPI FFSR: FlInProg Mask /
emilmont	78:ed8466a608b4	934
emilmont	78:ed8466a608b4	935	/* TPI Formatter and Flush Control Register Definitions */
emilmont	78:ed8466a608b4	936	#define TPI_FFCR_TrigIn_Pos 8 /!< TPI FFCR: TrigIn Position /
emilmont	78:ed8466a608b4	937	#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /!< TPI FFCR: TrigIn Mask /
emilmont	78:ed8466a608b4	938
emilmont	78:ed8466a608b4	939	#define TPI_FFCR_EnFCont_Pos 1 /!< TPI FFCR: EnFCont Position /
emilmont	78:ed8466a608b4	940	#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /!< TPI FFCR: EnFCont Mask /
emilmont	78:ed8466a608b4	941
emilmont	78:ed8466a608b4	942	/* TPI TRIGGER Register Definitions */
emilmont	78:ed8466a608b4	943	#define TPI_TRIGGER_TRIGGER_Pos 0 /!< TPI TRIGGER: TRIGGER Position /
emilmont	78:ed8466a608b4	944	#define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /!< TPI TRIGGER: TRIGGER Mask /
emilmont	78:ed8466a608b4	945
emilmont	78:ed8466a608b4	946	/* TPI Integration ETM Data Register Definitions (FIFO0) */
emilmont	78:ed8466a608b4	947	#define TPI_FIFO0_ITM_ATVALID_Pos 29 /!< TPI FIFO0: ITM_ATVALID Position /
emilmont	78:ed8466a608b4	948	#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /!< TPI FIFO0: ITM_ATVALID Mask /
emilmont	78:ed8466a608b4	949
emilmont	78:ed8466a608b4	950	#define TPI_FIFO0_ITM_bytecount_Pos 27 /!< TPI FIFO0: ITM_bytecount Position /
emilmont	78:ed8466a608b4	951	#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /!< TPI FIFO0: ITM_bytecount Mask /
emilmont	78:ed8466a608b4	952
emilmont	78:ed8466a608b4	953	#define TPI_FIFO0_ETM_ATVALID_Pos 26 /!< TPI FIFO0: ETM_ATVALID Position /
emilmont	78:ed8466a608b4	954	#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /!< TPI FIFO0: ETM_ATVALID Mask /
emilmont	78:ed8466a608b4	955
emilmont	78:ed8466a608b4	956	#define TPI_FIFO0_ETM_bytecount_Pos 24 /!< TPI FIFO0: ETM_bytecount Position /
emilmont	78:ed8466a608b4	957	#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /!< TPI FIFO0: ETM_bytecount Mask /
emilmont	78:ed8466a608b4	958
emilmont	78:ed8466a608b4	959	#define TPI_FIFO0_ETM2_Pos 16 /!< TPI FIFO0: ETM2 Position /
emilmont	78:ed8466a608b4	960	#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /!< TPI FIFO0: ETM2 Mask /
emilmont	78:ed8466a608b4	961
emilmont	78:ed8466a608b4	962	#define TPI_FIFO0_ETM1_Pos 8 /!< TPI FIFO0: ETM1 Position /
emilmont	78:ed8466a608b4	963	#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /!< TPI FIFO0: ETM1 Mask /
emilmont	78:ed8466a608b4	964
emilmont	78:ed8466a608b4	965	#define TPI_FIFO0_ETM0_Pos 0 /!< TPI FIFO0: ETM0 Position /
emilmont	78:ed8466a608b4	966	#define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /!< TPI FIFO0: ETM0 Mask /
emilmont	78:ed8466a608b4	967
emilmont	78:ed8466a608b4	968	/* TPI ITATBCTR2 Register Definitions */
emilmont	78:ed8466a608b4	969	#define TPI_ITATBCTR2_ATREADY_Pos 0 /!< TPI ITATBCTR2: ATREADY Position /
emilmont	78:ed8466a608b4	970	#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /!< TPI ITATBCTR2: ATREADY Mask /
emilmont	78:ed8466a608b4	971
emilmont	78:ed8466a608b4	972	/* TPI Integration ITM Data Register Definitions (FIFO1) */
emilmont	78:ed8466a608b4	973	#define TPI_FIFO1_ITM_ATVALID_Pos 29 /!< TPI FIFO1: ITM_ATVALID Position /
emilmont	78:ed8466a608b4	974	#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /!< TPI FIFO1: ITM_ATVALID Mask /
emilmont	78:ed8466a608b4	975
emilmont	78:ed8466a608b4	976	#define TPI_FIFO1_ITM_bytecount_Pos 27 /!< TPI FIFO1: ITM_bytecount Position /
emilmont	78:ed8466a608b4	977	#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /!< TPI FIFO1: ITM_bytecount Mask /
emilmont	78:ed8466a608b4	978
emilmont	78:ed8466a608b4	979	#define TPI_FIFO1_ETM_ATVALID_Pos 26 /!< TPI FIFO1: ETM_ATVALID Position /
emilmont	78:ed8466a608b4	980	#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /!< TPI FIFO1: ETM_ATVALID Mask /
emilmont	78:ed8466a608b4	981
emilmont	78:ed8466a608b4	982	#define TPI_FIFO1_ETM_bytecount_Pos 24 /!< TPI FIFO1: ETM_bytecount Position /
emilmont	78:ed8466a608b4	983	#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /!< TPI FIFO1: ETM_bytecount Mask /
emilmont	78:ed8466a608b4	984
emilmont	78:ed8466a608b4	985	#define TPI_FIFO1_ITM2_Pos 16 /!< TPI FIFO1: ITM2 Position /
emilmont	78:ed8466a608b4	986	#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /!< TPI FIFO1: ITM2 Mask /
emilmont	78:ed8466a608b4	987
emilmont	78:ed8466a608b4	988	#define TPI_FIFO1_ITM1_Pos 8 /!< TPI FIFO1: ITM1 Position /
emilmont	78:ed8466a608b4	989	#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /!< TPI FIFO1: ITM1 Mask /
emilmont	78:ed8466a608b4	990
emilmont	78:ed8466a608b4	991	#define TPI_FIFO1_ITM0_Pos 0 /!< TPI FIFO1: ITM0 Position /
emilmont	78:ed8466a608b4	992	#define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /!< TPI FIFO1: ITM0 Mask /
emilmont	78:ed8466a608b4	993
emilmont	78:ed8466a608b4	994	/* TPI ITATBCTR0 Register Definitions */
emilmont	78:ed8466a608b4	995	#define TPI_ITATBCTR0_ATREADY_Pos 0 /!< TPI ITATBCTR0: ATREADY Position /
emilmont	78:ed8466a608b4	996	#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /!< TPI ITATBCTR0: ATREADY Mask /
emilmont	78:ed8466a608b4	997
emilmont	78:ed8466a608b4	998	/* TPI Integration Mode Control Register Definitions */
emilmont	78:ed8466a608b4	999	#define TPI_ITCTRL_Mode_Pos 0 /!< TPI ITCTRL: Mode Position /
emilmont	78:ed8466a608b4	1000	#define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /!< TPI ITCTRL: Mode Mask /
emilmont	78:ed8466a608b4	1001
emilmont	78:ed8466a608b4	1002	/* TPI DEVID Register Definitions */
emilmont	78:ed8466a608b4	1003	#define TPI_DEVID_NRZVALID_Pos 11 /!< TPI DEVID: NRZVALID Position /
emilmont	78:ed8466a608b4	1004	#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /!< TPI DEVID: NRZVALID Mask /
emilmont	78:ed8466a608b4	1005
emilmont	78:ed8466a608b4	1006	#define TPI_DEVID_MANCVALID_Pos 10 /!< TPI DEVID: MANCVALID Position /
emilmont	78:ed8466a608b4	1007	#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /!< TPI DEVID: MANCVALID Mask /
emilmont	78:ed8466a608b4	1008
emilmont	78:ed8466a608b4	1009	#define TPI_DEVID_PTINVALID_Pos 9 /!< TPI DEVID: PTINVALID Position /
emilmont	78:ed8466a608b4	1010	#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /!< TPI DEVID: PTINVALID Mask /
emilmont	78:ed8466a608b4	1011
emilmont	78:ed8466a608b4	1012	#define TPI_DEVID_MinBufSz_Pos 6 /!< TPI DEVID: MinBufSz Position /
emilmont	78:ed8466a608b4	1013	#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /!< TPI DEVID: MinBufSz Mask /
emilmont	78:ed8466a608b4	1014
emilmont	78:ed8466a608b4	1015	#define TPI_DEVID_AsynClkIn_Pos 5 /!< TPI DEVID: AsynClkIn Position /
emilmont	78:ed8466a608b4	1016	#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /!< TPI DEVID: AsynClkIn Mask /
emilmont	78:ed8466a608b4	1017
emilmont	78:ed8466a608b4	1018	#define TPI_DEVID_NrTraceInput_Pos 0 /!< TPI DEVID: NrTraceInput Position /
emilmont	78:ed8466a608b4	1019	#define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /!< TPI DEVID: NrTraceInput Mask /
emilmont	78:ed8466a608b4	1020
emilmont	78:ed8466a608b4	1021	/* TPI DEVTYPE Register Definitions */
emilmont	78:ed8466a608b4	1022	#define TPI_DEVTYPE_SubType_Pos 0 /!< TPI DEVTYPE: SubType Position /
emilmont	78:ed8466a608b4	1023	#define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /!< TPI DEVTYPE: SubType Mask /
emilmont	78:ed8466a608b4	1024
emilmont	78:ed8466a608b4	1025	#define TPI_DEVTYPE_MajorType_Pos 4 /!< TPI DEVTYPE: MajorType Position /
emilmont	78:ed8466a608b4	1026	#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /!< TPI DEVTYPE: MajorType Mask /
emilmont	78:ed8466a608b4	1027
emilmont	78:ed8466a608b4	1028	/@}/ /* end of group CMSIS_TPI */
emilmont	78:ed8466a608b4	1029
emilmont	78:ed8466a608b4	1030
emilmont	78:ed8466a608b4	1031	#if (__MPU_PRESENT == 1)
emilmont	78:ed8466a608b4	1032	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	1033	\defgroup CMSIS_MPU Memory Protection Unit (MPU)
emilmont	78:ed8466a608b4	1034	\brief Type definitions for the Memory Protection Unit (MPU)
emilmont	78:ed8466a608b4	1035	@{
emilmont	78:ed8466a608b4	1036	*/
emilmont	78:ed8466a608b4	1037
emilmont	78:ed8466a608b4	1038	/** \brief Structure type to access the Memory Protection Unit (MPU).
emilmont	78:ed8466a608b4	1039	*/
emilmont	78:ed8466a608b4	1040	typedef struct
emilmont	78:ed8466a608b4	1041	{
emilmont	78:ed8466a608b4	1042	__I uint32_t TYPE; /!< Offset: 0x000 (R/ ) MPU Type Register /
emilmont	78:ed8466a608b4	1043	__IO uint32_t CTRL; /!< Offset: 0x004 (R/W) MPU Control Register /
emilmont	78:ed8466a608b4	1044	__IO uint32_t RNR; /!< Offset: 0x008 (R/W) MPU Region RNRber Register /
emilmont	78:ed8466a608b4	1045	__IO uint32_t RBAR; /!< Offset: 0x00C (R/W) MPU Region Base Address Register /
emilmont	78:ed8466a608b4	1046	__IO uint32_t RASR; /!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register /
emilmont	78:ed8466a608b4	1047	__IO uint32_t RBAR_A1; /!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register /
emilmont	78:ed8466a608b4	1048	__IO uint32_t RASR_A1; /!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register /
emilmont	78:ed8466a608b4	1049	__IO uint32_t RBAR_A2; /!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register /
emilmont	78:ed8466a608b4	1050	__IO uint32_t RASR_A2; /!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register /
emilmont	78:ed8466a608b4	1051	__IO uint32_t RBAR_A3; /!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register /
emilmont	78:ed8466a608b4	1052	__IO uint32_t RASR_A3; /!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register /
emilmont	78:ed8466a608b4	1053	} MPU_Type;
emilmont	78:ed8466a608b4	1054
emilmont	78:ed8466a608b4	1055	/* MPU Type Register */
emilmont	78:ed8466a608b4	1056	#define MPU_TYPE_IREGION_Pos 16 /!< MPU TYPE: IREGION Position /
emilmont	78:ed8466a608b4	1057	#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /!< MPU TYPE: IREGION Mask /
emilmont	78:ed8466a608b4	1058
emilmont	78:ed8466a608b4	1059	#define MPU_TYPE_DREGION_Pos 8 /!< MPU TYPE: DREGION Position /
emilmont	78:ed8466a608b4	1060	#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /!< MPU TYPE: DREGION Mask /
emilmont	78:ed8466a608b4	1061
emilmont	78:ed8466a608b4	1062	#define MPU_TYPE_SEPARATE_Pos 0 /!< MPU TYPE: SEPARATE Position /
emilmont	78:ed8466a608b4	1063	#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /!< MPU TYPE: SEPARATE Mask /
emilmont	78:ed8466a608b4	1064
emilmont	78:ed8466a608b4	1065	/* MPU Control Register */
emilmont	78:ed8466a608b4	1066	#define MPU_CTRL_PRIVDEFENA_Pos 2 /!< MPU CTRL: PRIVDEFENA Position /
emilmont	78:ed8466a608b4	1067	#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /!< MPU CTRL: PRIVDEFENA Mask /
emilmont	78:ed8466a608b4	1068
emilmont	78:ed8466a608b4	1069	#define MPU_CTRL_HFNMIENA_Pos 1 /!< MPU CTRL: HFNMIENA Position /
emilmont	78:ed8466a608b4	1070	#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /!< MPU CTRL: HFNMIENA Mask /
emilmont	78:ed8466a608b4	1071
emilmont	78:ed8466a608b4	1072	#define MPU_CTRL_ENABLE_Pos 0 /!< MPU CTRL: ENABLE Position /
emilmont	78:ed8466a608b4	1073	#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /!< MPU CTRL: ENABLE Mask /
emilmont	78:ed8466a608b4	1074
emilmont	78:ed8466a608b4	1075	/* MPU Region Number Register */
emilmont	78:ed8466a608b4	1076	#define MPU_RNR_REGION_Pos 0 /!< MPU RNR: REGION Position /
emilmont	78:ed8466a608b4	1077	#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /!< MPU RNR: REGION Mask /
emilmont	78:ed8466a608b4	1078
emilmont	78:ed8466a608b4	1079	/* MPU Region Base Address Register */
emilmont	78:ed8466a608b4	1080	#define MPU_RBAR_ADDR_Pos 5 /!< MPU RBAR: ADDR Position /
emilmont	78:ed8466a608b4	1081	#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /!< MPU RBAR: ADDR Mask /
emilmont	78:ed8466a608b4	1082
emilmont	78:ed8466a608b4	1083	#define MPU_RBAR_VALID_Pos 4 /!< MPU RBAR: VALID Position /
emilmont	78:ed8466a608b4	1084	#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /!< MPU RBAR: VALID Mask /
emilmont	78:ed8466a608b4	1085
emilmont	78:ed8466a608b4	1086	#define MPU_RBAR_REGION_Pos 0 /!< MPU RBAR: REGION Position /
emilmont	78:ed8466a608b4	1087	#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /!< MPU RBAR: REGION Mask /
emilmont	78:ed8466a608b4	1088
emilmont	78:ed8466a608b4	1089	/* MPU Region Attribute and Size Register */
emilmont	78:ed8466a608b4	1090	#define MPU_RASR_ATTRS_Pos 16 /!< MPU RASR: MPU Region Attribute field Position /
emilmont	78:ed8466a608b4	1091	#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /!< MPU RASR: MPU Region Attribute field Mask /
emilmont	78:ed8466a608b4	1092
emilmont	78:ed8466a608b4	1093	#define MPU_RASR_XN_Pos 28 /!< MPU RASR: ATTRS.XN Position /
emilmont	78:ed8466a608b4	1094	#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /!< MPU RASR: ATTRS.XN Mask /
emilmont	78:ed8466a608b4	1095
emilmont	78:ed8466a608b4	1096	#define MPU_RASR_AP_Pos 24 /!< MPU RASR: ATTRS.AP Position /
emilmont	78:ed8466a608b4	1097	#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /!< MPU RASR: ATTRS.AP Mask /
emilmont	78:ed8466a608b4	1098
emilmont	78:ed8466a608b4	1099	#define MPU_RASR_TEX_Pos 19 /!< MPU RASR: ATTRS.TEX Position /
emilmont	78:ed8466a608b4	1100	#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /!< MPU RASR: ATTRS.TEX Mask /
emilmont	78:ed8466a608b4	1101
emilmont	78:ed8466a608b4	1102	#define MPU_RASR_S_Pos 18 /!< MPU RASR: ATTRS.S Position /
emilmont	78:ed8466a608b4	1103	#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /!< MPU RASR: ATTRS.S Mask /
emilmont	78:ed8466a608b4	1104
emilmont	78:ed8466a608b4	1105	#define MPU_RASR_C_Pos 17 /!< MPU RASR: ATTRS.C Position /
emilmont	78:ed8466a608b4	1106	#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /!< MPU RASR: ATTRS.C Mask /
emilmont	78:ed8466a608b4	1107
emilmont	78:ed8466a608b4	1108	#define MPU_RASR_B_Pos 16 /!< MPU RASR: ATTRS.B Position /
emilmont	78:ed8466a608b4	1109	#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /!< MPU RASR: ATTRS.B Mask /
emilmont	78:ed8466a608b4	1110
emilmont	78:ed8466a608b4	1111	#define MPU_RASR_SRD_Pos 8 /!< MPU RASR: Sub-Region Disable Position /
emilmont	78:ed8466a608b4	1112	#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /!< MPU RASR: Sub-Region Disable Mask /
emilmont	78:ed8466a608b4	1113
emilmont	78:ed8466a608b4	1114	#define MPU_RASR_SIZE_Pos 1 /!< MPU RASR: Region Size Field Position /
emilmont	78:ed8466a608b4	1115	#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /!< MPU RASR: Region Size Field Mask /
emilmont	78:ed8466a608b4	1116
emilmont	78:ed8466a608b4	1117	#define MPU_RASR_ENABLE_Pos 0 /!< MPU RASR: Region enable bit Position /
emilmont	78:ed8466a608b4	1118	#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /!< MPU RASR: Region enable bit Disable Mask /
emilmont	78:ed8466a608b4	1119
emilmont	78:ed8466a608b4	1120	/@} end of group CMSIS_MPU /
emilmont	78:ed8466a608b4	1121	#endif
emilmont	78:ed8466a608b4	1122
emilmont	78:ed8466a608b4	1123
emilmont	78:ed8466a608b4	1124	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	1125	\defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
emilmont	78:ed8466a608b4	1126	\brief Type definitions for the Core Debug Registers
emilmont	78:ed8466a608b4	1127	@{
emilmont	78:ed8466a608b4	1128	*/
emilmont	78:ed8466a608b4	1129
emilmont	78:ed8466a608b4	1130	/** \brief Structure type to access the Core Debug Register (CoreDebug).
emilmont	78:ed8466a608b4	1131	*/
emilmont	78:ed8466a608b4	1132	typedef struct
emilmont	78:ed8466a608b4	1133	{
emilmont	78:ed8466a608b4	1134	__IO uint32_t DHCSR; /!< Offset: 0x000 (R/W) Debug Halting Control and Status Register /
emilmont	78:ed8466a608b4	1135	__O uint32_t DCRSR; /!< Offset: 0x004 ( /W) Debug Core Register Selector Register /
emilmont	78:ed8466a608b4	1136	__IO uint32_t DCRDR; /!< Offset: 0x008 (R/W) Debug Core Register Data Register /
emilmont	78:ed8466a608b4	1137	__IO uint32_t DEMCR; /!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register /
emilmont	78:ed8466a608b4	1138	} CoreDebug_Type;
emilmont	78:ed8466a608b4	1139
emilmont	78:ed8466a608b4	1140	/* Debug Halting Control and Status Register */
emilmont	78:ed8466a608b4	1141	#define CoreDebug_DHCSR_DBGKEY_Pos 16 /!< CoreDebug DHCSR: DBGKEY Position /
emilmont	78:ed8466a608b4	1142	#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /!< CoreDebug DHCSR: DBGKEY Mask /
emilmont	78:ed8466a608b4	1143
emilmont	78:ed8466a608b4	1144	#define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /!< CoreDebug DHCSR: S_RESET_ST Position /
emilmont	78:ed8466a608b4	1145	#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /!< CoreDebug DHCSR: S_RESET_ST Mask /
emilmont	78:ed8466a608b4	1146
emilmont	78:ed8466a608b4	1147	#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /!< CoreDebug DHCSR: S_RETIRE_ST Position /
emilmont	78:ed8466a608b4	1148	#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /!< CoreDebug DHCSR: S_RETIRE_ST Mask /
emilmont	78:ed8466a608b4	1149
emilmont	78:ed8466a608b4	1150	#define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /!< CoreDebug DHCSR: S_LOCKUP Position /
emilmont	78:ed8466a608b4	1151	#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /!< CoreDebug DHCSR: S_LOCKUP Mask /
emilmont	78:ed8466a608b4	1152
emilmont	78:ed8466a608b4	1153	#define CoreDebug_DHCSR_S_SLEEP_Pos 18 /!< CoreDebug DHCSR: S_SLEEP Position /
emilmont	78:ed8466a608b4	1154	#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /!< CoreDebug DHCSR: S_SLEEP Mask /
emilmont	78:ed8466a608b4	1155
emilmont	78:ed8466a608b4	1156	#define CoreDebug_DHCSR_S_HALT_Pos 17 /!< CoreDebug DHCSR: S_HALT Position /
emilmont	78:ed8466a608b4	1157	#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /!< CoreDebug DHCSR: S_HALT Mask /
emilmont	78:ed8466a608b4	1158
emilmont	78:ed8466a608b4	1159	#define CoreDebug_DHCSR_S_REGRDY_Pos 16 /!< CoreDebug DHCSR: S_REGRDY Position /
emilmont	78:ed8466a608b4	1160	#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /!< CoreDebug DHCSR: S_REGRDY Mask /
emilmont	78:ed8466a608b4	1161
emilmont	78:ed8466a608b4	1162	#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /!< CoreDebug DHCSR: C_SNAPSTALL Position /
emilmont	78:ed8466a608b4	1163	#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /!< CoreDebug DHCSR: C_SNAPSTALL Mask /
emilmont	78:ed8466a608b4	1164
emilmont	78:ed8466a608b4	1165	#define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /!< CoreDebug DHCSR: C_MASKINTS Position /
emilmont	78:ed8466a608b4	1166	#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /!< CoreDebug DHCSR: C_MASKINTS Mask /
emilmont	78:ed8466a608b4	1167
emilmont	78:ed8466a608b4	1168	#define CoreDebug_DHCSR_C_STEP_Pos 2 /!< CoreDebug DHCSR: C_STEP Position /
emilmont	78:ed8466a608b4	1169	#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /!< CoreDebug DHCSR: C_STEP Mask /
emilmont	78:ed8466a608b4	1170
emilmont	78:ed8466a608b4	1171	#define CoreDebug_DHCSR_C_HALT_Pos 1 /!< CoreDebug DHCSR: C_HALT Position /
emilmont	78:ed8466a608b4	1172	#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /!< CoreDebug DHCSR: C_HALT Mask /
emilmont	78:ed8466a608b4	1173
emilmont	78:ed8466a608b4	1174	#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /!< CoreDebug DHCSR: C_DEBUGEN Position /
emilmont	78:ed8466a608b4	1175	#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /!< CoreDebug DHCSR: C_DEBUGEN Mask /
emilmont	78:ed8466a608b4	1176
emilmont	78:ed8466a608b4	1177	/* Debug Core Register Selector Register */
emilmont	78:ed8466a608b4	1178	#define CoreDebug_DCRSR_REGWnR_Pos 16 /!< CoreDebug DCRSR: REGWnR Position /
emilmont	78:ed8466a608b4	1179	#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /!< CoreDebug DCRSR: REGWnR Mask /
emilmont	78:ed8466a608b4	1180
emilmont	78:ed8466a608b4	1181	#define CoreDebug_DCRSR_REGSEL_Pos 0 /!< CoreDebug DCRSR: REGSEL Position /
emilmont	78:ed8466a608b4	1182	#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /!< CoreDebug DCRSR: REGSEL Mask /
emilmont	78:ed8466a608b4	1183
emilmont	78:ed8466a608b4	1184	/* Debug Exception and Monitor Control Register */
emilmont	78:ed8466a608b4	1185	#define CoreDebug_DEMCR_TRCENA_Pos 24 /!< CoreDebug DEMCR: TRCENA Position /
emilmont	78:ed8466a608b4	1186	#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /!< CoreDebug DEMCR: TRCENA Mask /
emilmont	78:ed8466a608b4	1187
emilmont	78:ed8466a608b4	1188	#define CoreDebug_DEMCR_MON_REQ_Pos 19 /!< CoreDebug DEMCR: MON_REQ Position /
emilmont	78:ed8466a608b4	1189	#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /!< CoreDebug DEMCR: MON_REQ Mask /
emilmont	78:ed8466a608b4	1190
emilmont	78:ed8466a608b4	1191	#define CoreDebug_DEMCR_MON_STEP_Pos 18 /!< CoreDebug DEMCR: MON_STEP Position /
emilmont	78:ed8466a608b4	1192	#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /!< CoreDebug DEMCR: MON_STEP Mask /
emilmont	78:ed8466a608b4	1193
emilmont	78:ed8466a608b4	1194	#define CoreDebug_DEMCR_MON_PEND_Pos 17 /!< CoreDebug DEMCR: MON_PEND Position /
emilmont	78:ed8466a608b4	1195	#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /!< CoreDebug DEMCR: MON_PEND Mask /
emilmont	78:ed8466a608b4	1196
emilmont	78:ed8466a608b4	1197	#define CoreDebug_DEMCR_MON_EN_Pos 16 /!< CoreDebug DEMCR: MON_EN Position /
emilmont	78:ed8466a608b4	1198	#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /!< CoreDebug DEMCR: MON_EN Mask /
emilmont	78:ed8466a608b4	1199
emilmont	78:ed8466a608b4	1200	#define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /!< CoreDebug DEMCR: VC_HARDERR Position /
emilmont	78:ed8466a608b4	1201	#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /!< CoreDebug DEMCR: VC_HARDERR Mask /
emilmont	78:ed8466a608b4	1202
emilmont	78:ed8466a608b4	1203	#define CoreDebug_DEMCR_VC_INTERR_Pos 9 /!< CoreDebug DEMCR: VC_INTERR Position /
emilmont	78:ed8466a608b4	1204	#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /!< CoreDebug DEMCR: VC_INTERR Mask /
emilmont	78:ed8466a608b4	1205
emilmont	78:ed8466a608b4	1206	#define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /!< CoreDebug DEMCR: VC_BUSERR Position /
emilmont	78:ed8466a608b4	1207	#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /!< CoreDebug DEMCR: VC_BUSERR Mask /
emilmont	78:ed8466a608b4	1208
emilmont	78:ed8466a608b4	1209	#define CoreDebug_DEMCR_VC_STATERR_Pos 7 /!< CoreDebug DEMCR: VC_STATERR Position /
emilmont	78:ed8466a608b4	1210	#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /!< CoreDebug DEMCR: VC_STATERR Mask /
emilmont	78:ed8466a608b4	1211
emilmont	78:ed8466a608b4	1212	#define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /!< CoreDebug DEMCR: VC_CHKERR Position /
emilmont	78:ed8466a608b4	1213	#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /!< CoreDebug DEMCR: VC_CHKERR Mask /
emilmont	78:ed8466a608b4	1214
emilmont	78:ed8466a608b4	1215	#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /!< CoreDebug DEMCR: VC_NOCPERR Position /
emilmont	78:ed8466a608b4	1216	#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /!< CoreDebug DEMCR: VC_NOCPERR Mask /
emilmont	78:ed8466a608b4	1217
emilmont	78:ed8466a608b4	1218	#define CoreDebug_DEMCR_VC_MMERR_Pos 4 /!< CoreDebug DEMCR: VC_MMERR Position /
emilmont	78:ed8466a608b4	1219	#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /!< CoreDebug DEMCR: VC_MMERR Mask /
emilmont	78:ed8466a608b4	1220
emilmont	78:ed8466a608b4	1221	#define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /!< CoreDebug DEMCR: VC_CORERESET Position /
emilmont	78:ed8466a608b4	1222	#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /!< CoreDebug DEMCR: VC_CORERESET Mask /
emilmont	78:ed8466a608b4	1223
emilmont	78:ed8466a608b4	1224	/@} end of group CMSIS_CoreDebug /
emilmont	78:ed8466a608b4	1225
emilmont	78:ed8466a608b4	1226
emilmont	78:ed8466a608b4	1227	/** \ingroup CMSIS_core_register
emilmont	78:ed8466a608b4	1228	\defgroup CMSIS_core_base Core Definitions
emilmont	78:ed8466a608b4	1229	\brief Definitions for base addresses, unions, and structures.
emilmont	78:ed8466a608b4	1230	@{
emilmont	78:ed8466a608b4	1231	*/
emilmont	78:ed8466a608b4	1232
emilmont	78:ed8466a608b4	1233	/* Memory mapping of Cortex-M3 Hardware */
emilmont	78:ed8466a608b4	1234	#define SCS_BASE (0xE000E000UL) /!< System Control Space Base Address /
emilmont	78:ed8466a608b4	1235	#define ITM_BASE (0xE0000000UL) /!< ITM Base Address /
emilmont	78:ed8466a608b4	1236	#define DWT_BASE (0xE0001000UL) /!< DWT Base Address /
emilmont	78:ed8466a608b4	1237	#define TPI_BASE (0xE0040000UL) /!< TPI Base Address /
emilmont	78:ed8466a608b4	1238	#define CoreDebug_BASE (0xE000EDF0UL) /!< Core Debug Base Address /
emilmont	78:ed8466a608b4	1239	#define SysTick_BASE (SCS_BASE + 0x0010UL) /!< SysTick Base Address /
emilmont	78:ed8466a608b4	1240	#define NVIC_BASE (SCS_BASE + 0x0100UL) /!< NVIC Base Address /
emilmont	78:ed8466a608b4	1241	#define SCB_BASE (SCS_BASE + 0x0D00UL) /!< System Control Block Base Address /
emilmont	78:ed8466a608b4	1242
emilmont	78:ed8466a608b4	1243	#define SCnSCB ((SCnSCB_Type ) SCS_BASE ) /!< System control Register not in SCB */
emilmont	78:ed8466a608b4	1244	#define SCB ((SCB_Type ) SCB_BASE ) /!< SCB configuration struct */
emilmont	78:ed8466a608b4	1245	#define SysTick ((SysTick_Type ) SysTick_BASE ) /!< SysTick configuration struct */
emilmont	78:ed8466a608b4	1246	#define NVIC ((NVIC_Type ) NVIC_BASE ) /!< NVIC configuration struct */
emilmont	78:ed8466a608b4	1247	#define ITM ((ITM_Type ) ITM_BASE ) /!< ITM configuration struct */
emilmont	78:ed8466a608b4	1248	#define DWT ((DWT_Type ) DWT_BASE ) /!< DWT configuration struct */
emilmont	78:ed8466a608b4	1249	#define TPI ((TPI_Type ) TPI_BASE ) /!< TPI configuration struct */
emilmont	78:ed8466a608b4	1250	#define CoreDebug ((CoreDebug_Type ) CoreDebug_BASE) /!< Core Debug configuration struct */
emilmont	78:ed8466a608b4	1251
emilmont	78:ed8466a608b4	1252	#if (__MPU_PRESENT == 1)
emilmont	78:ed8466a608b4	1253	#define MPU_BASE (SCS_BASE + 0x0D90UL) /!< Memory Protection Unit /
emilmont	78:ed8466a608b4	1254	#define MPU ((MPU_Type ) MPU_BASE ) /!< Memory Protection Unit */
emilmont	78:ed8466a608b4	1255	#endif
emilmont	78:ed8466a608b4	1256
emilmont	78:ed8466a608b4	1257	/@} /
emilmont	78:ed8466a608b4	1258
emilmont	78:ed8466a608b4	1259
emilmont	78:ed8466a608b4	1260
emilmont	78:ed8466a608b4	1261	/*******************************************************************************
emilmont	78:ed8466a608b4	1262	* Hardware Abstraction Layer
emilmont	78:ed8466a608b4	1263	Core Function Interface contains:
emilmont	78:ed8466a608b4	1264	- Core NVIC Functions
emilmont	78:ed8466a608b4	1265	- Core SysTick Functions
emilmont	78:ed8466a608b4	1266	- Core Debug Functions
emilmont	78:ed8466a608b4	1267	- Core Register Access Functions
emilmont	78:ed8466a608b4	1268	******************************************************************************/
emilmont	78:ed8466a608b4	1269	/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
emilmont	78:ed8466a608b4	1270	*/
emilmont	78:ed8466a608b4	1271
emilmont	78:ed8466a608b4	1272
emilmont	78:ed8466a608b4	1273
emilmont	78:ed8466a608b4	1274	/* ########################## NVIC functions #################################### */
emilmont	78:ed8466a608b4	1275	/** \ingroup CMSIS_Core_FunctionInterface
emilmont	78:ed8466a608b4	1276	\defgroup CMSIS_Core_NVICFunctions NVIC Functions
emilmont	78:ed8466a608b4	1277	\brief Functions that manage interrupts and exceptions via the NVIC.
emilmont	78:ed8466a608b4	1278	@{
emilmont	78:ed8466a608b4	1279	*/
emilmont	78:ed8466a608b4	1280
emilmont	78:ed8466a608b4	1281	/** \brief Set Priority Grouping
emilmont	78:ed8466a608b4	1282
emilmont	78:ed8466a608b4	1283	The function sets the priority grouping field using the required unlock sequence.
emilmont	78:ed8466a608b4	1284	The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
emilmont	78:ed8466a608b4	1285	Only values from 0..7 are used.
emilmont	78:ed8466a608b4	1286	In case of a conflict between priority grouping and available
emilmont	78:ed8466a608b4	1287	priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
emilmont	78:ed8466a608b4	1288
emilmont	78:ed8466a608b4	1289	\param [in] PriorityGroup Priority grouping field.
emilmont	78:ed8466a608b4	1290	*/
emilmont	78:ed8466a608b4	1291	__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
emilmont	78:ed8466a608b4	1292	{
emilmont	78:ed8466a608b4	1293	uint32_t reg_value;
emilmont	78:ed8466a608b4	1294	uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */
emilmont	78:ed8466a608b4	1295
emilmont	78:ed8466a608b4	1296	reg_value = SCB->AIRCR; /* read old register configuration */
emilmont	78:ed8466a608b4	1297	reg_value &= ~(SCB_AIRCR_VECTKEY_Msk \| SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */
emilmont	78:ed8466a608b4	1298	reg_value = (reg_value \|
emilmont	78:ed8466a608b4	1299	((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) \|
emilmont	78:ed8466a608b4	1300	(PriorityGroupTmp << 8)); /* Insert write key and priorty group */
emilmont	78:ed8466a608b4	1301	SCB->AIRCR = reg_value;
emilmont	78:ed8466a608b4	1302	}
emilmont	78:ed8466a608b4	1303
emilmont	78:ed8466a608b4	1304
emilmont	78:ed8466a608b4	1305	/** \brief Get Priority Grouping
emilmont	78:ed8466a608b4	1306
emilmont	78:ed8466a608b4	1307	The function reads the priority grouping field from the NVIC Interrupt Controller.
emilmont	78:ed8466a608b4	1308
emilmont	78:ed8466a608b4	1309	\return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
emilmont	78:ed8466a608b4	1310	*/
emilmont	78:ed8466a608b4	1311	__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
emilmont	78:ed8466a608b4	1312	{
emilmont	78:ed8466a608b4	1313	return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
emilmont	78:ed8466a608b4	1314	}
emilmont	78:ed8466a608b4	1315
emilmont	78:ed8466a608b4	1316
emilmont	78:ed8466a608b4	1317	/** \brief Enable External Interrupt
emilmont	78:ed8466a608b4	1318
emilmont	78:ed8466a608b4	1319	The function enables a device-specific interrupt in the NVIC interrupt controller.
emilmont	78:ed8466a608b4	1320
emilmont	78:ed8466a608b4	1321	\param [in] IRQn External interrupt number. Value cannot be negative.
emilmont	78:ed8466a608b4	1322	*/
emilmont	78:ed8466a608b4	1323	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
emilmont	78:ed8466a608b4	1324	{
emilmont	78:ed8466a608b4	1325	NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
emilmont	78:ed8466a608b4	1326	}
emilmont	78:ed8466a608b4	1327
emilmont	78:ed8466a608b4	1328
emilmont	78:ed8466a608b4	1329	/** \brief Disable External Interrupt
emilmont	78:ed8466a608b4	1330
emilmont	78:ed8466a608b4	1331	The function disables a device-specific interrupt in the NVIC interrupt controller.
emilmont	78:ed8466a608b4	1332
emilmont	78:ed8466a608b4	1333	\param [in] IRQn External interrupt number. Value cannot be negative.
emilmont	78:ed8466a608b4	1334	*/
emilmont	78:ed8466a608b4	1335	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
emilmont	78:ed8466a608b4	1336	{
emilmont	78:ed8466a608b4	1337	NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
emilmont	78:ed8466a608b4	1338	}
emilmont	78:ed8466a608b4	1339
emilmont	78:ed8466a608b4	1340
emilmont	78:ed8466a608b4	1341	/** \brief Get Pending Interrupt
emilmont	78:ed8466a608b4	1342
emilmont	78:ed8466a608b4	1343	The function reads the pending register in the NVIC and returns the pending bit
emilmont	78:ed8466a608b4	1344	for the specified interrupt.
emilmont	78:ed8466a608b4	1345
emilmont	78:ed8466a608b4	1346	\param [in] IRQn Interrupt number.
emilmont	78:ed8466a608b4	1347
emilmont	78:ed8466a608b4	1348	\return 0 Interrupt status is not pending.
emilmont	78:ed8466a608b4	1349	\return 1 Interrupt status is pending.
emilmont	78:ed8466a608b4	1350	*/
emilmont	78:ed8466a608b4	1351	__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
emilmont	78:ed8466a608b4	1352	{
emilmont	78:ed8466a608b4	1353	return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */
emilmont	78:ed8466a608b4	1354	}
emilmont	78:ed8466a608b4	1355
emilmont	78:ed8466a608b4	1356
emilmont	78:ed8466a608b4	1357	/** \brief Set Pending Interrupt
emilmont	78:ed8466a608b4	1358
emilmont	78:ed8466a608b4	1359	The function sets the pending bit of an external interrupt.
emilmont	78:ed8466a608b4	1360
emilmont	78:ed8466a608b4	1361	\param [in] IRQn Interrupt number. Value cannot be negative.
emilmont	78:ed8466a608b4	1362	*/
emilmont	78:ed8466a608b4	1363	__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
emilmont	78:ed8466a608b4	1364	{
emilmont	78:ed8466a608b4	1365	NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
emilmont	78:ed8466a608b4	1366	}
emilmont	78:ed8466a608b4	1367
emilmont	78:ed8466a608b4	1368
emilmont	78:ed8466a608b4	1369	/** \brief Clear Pending Interrupt
emilmont	78:ed8466a608b4	1370
emilmont	78:ed8466a608b4	1371	The function clears the pending bit of an external interrupt.
emilmont	78:ed8466a608b4	1372
emilmont	78:ed8466a608b4	1373	\param [in] IRQn External interrupt number. Value cannot be negative.
emilmont	78:ed8466a608b4	1374	*/
emilmont	78:ed8466a608b4	1375	__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
emilmont	78:ed8466a608b4	1376	{
emilmont	78:ed8466a608b4	1377	NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
emilmont	78:ed8466a608b4	1378	}
emilmont	78:ed8466a608b4	1379
emilmont	78:ed8466a608b4	1380
emilmont	78:ed8466a608b4	1381	/** \brief Get Active Interrupt
emilmont	78:ed8466a608b4	1382
emilmont	78:ed8466a608b4	1383	The function reads the active register in NVIC and returns the active bit.
emilmont	78:ed8466a608b4	1384
emilmont	78:ed8466a608b4	1385	\param [in] IRQn Interrupt number.
emilmont	78:ed8466a608b4	1386
emilmont	78:ed8466a608b4	1387	\return 0 Interrupt status is not active.
emilmont	78:ed8466a608b4	1388	\return 1 Interrupt status is active.
emilmont	78:ed8466a608b4	1389	*/
emilmont	78:ed8466a608b4	1390	__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
emilmont	78:ed8466a608b4	1391	{
emilmont	78:ed8466a608b4	1392	return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */
emilmont	78:ed8466a608b4	1393	}
emilmont	78:ed8466a608b4	1394
emilmont	78:ed8466a608b4	1395
emilmont	78:ed8466a608b4	1396	/** \brief Set Interrupt Priority
emilmont	78:ed8466a608b4	1397
emilmont	78:ed8466a608b4	1398	The function sets the priority of an interrupt.
emilmont	78:ed8466a608b4	1399
emilmont	78:ed8466a608b4	1400	\note The priority cannot be set for every core interrupt.
emilmont	78:ed8466a608b4	1401
emilmont	78:ed8466a608b4	1402	\param [in] IRQn Interrupt number.
emilmont	78:ed8466a608b4	1403	\param [in] priority Priority to set.
emilmont	78:ed8466a608b4	1404	*/
emilmont	78:ed8466a608b4	1405	__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
emilmont	78:ed8466a608b4	1406	{
emilmont	78:ed8466a608b4	1407	if(IRQn < 0) {
emilmont	78:ed8466a608b4	1408	SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */
emilmont	78:ed8466a608b4	1409	else {
emilmont	78:ed8466a608b4	1410	NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */
emilmont	78:ed8466a608b4	1411	}
emilmont	78:ed8466a608b4	1412
emilmont	78:ed8466a608b4	1413
emilmont	78:ed8466a608b4	1414	/** \brief Get Interrupt Priority
emilmont	78:ed8466a608b4	1415
emilmont	78:ed8466a608b4	1416	The function reads the priority of an interrupt. The interrupt
emilmont	78:ed8466a608b4	1417	number can be positive to specify an external (device specific)
emilmont	78:ed8466a608b4	1418	interrupt, or negative to specify an internal (core) interrupt.
emilmont	78:ed8466a608b4	1419
emilmont	78:ed8466a608b4	1420
emilmont	78:ed8466a608b4	1421	\param [in] IRQn Interrupt number.
emilmont	78:ed8466a608b4	1422	\return Interrupt Priority. Value is aligned automatically to the implemented
emilmont	78:ed8466a608b4	1423	priority bits of the microcontroller.
emilmont	78:ed8466a608b4	1424	*/
emilmont	78:ed8466a608b4	1425	__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
emilmont	78:ed8466a608b4	1426	{
emilmont	78:ed8466a608b4	1427
emilmont	78:ed8466a608b4	1428	if(IRQn < 0) {
emilmont	78:ed8466a608b4	1429	return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */
emilmont	78:ed8466a608b4	1430	else {
emilmont	78:ed8466a608b4	1431	return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */
emilmont	78:ed8466a608b4	1432	}
emilmont	78:ed8466a608b4	1433
emilmont	78:ed8466a608b4	1434
emilmont	78:ed8466a608b4	1435	/** \brief Encode Priority
emilmont	78:ed8466a608b4	1436
emilmont	78:ed8466a608b4	1437	The function encodes the priority for an interrupt with the given priority group,
emilmont	78:ed8466a608b4	1438	preemptive priority value, and subpriority value.
emilmont	78:ed8466a608b4	1439	In case of a conflict between priority grouping and available
emilmont	78:ed8466a608b4	1440	priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
emilmont	78:ed8466a608b4	1441
emilmont	78:ed8466a608b4	1442	\param [in] PriorityGroup Used priority group.
emilmont	78:ed8466a608b4	1443	\param [in] PreemptPriority Preemptive priority value (starting from 0).
emilmont	78:ed8466a608b4	1444	\param [in] SubPriority Subpriority value (starting from 0).
emilmont	78:ed8466a608b4	1445	\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
emilmont	78:ed8466a608b4	1446	*/
emilmont	78:ed8466a608b4	1447	__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
emilmont	78:ed8466a608b4	1448	{
emilmont	78:ed8466a608b4	1449	uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
emilmont	78:ed8466a608b4	1450	uint32_t PreemptPriorityBits;
emilmont	78:ed8466a608b4	1451	uint32_t SubPriorityBits;
emilmont	78:ed8466a608b4	1452
emilmont	78:ed8466a608b4	1453	PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
emilmont	78:ed8466a608b4	1454	SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
emilmont	78:ed8466a608b4	1455
emilmont	78:ed8466a608b4	1456	return (
emilmont	78:ed8466a608b4	1457	((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) \|
emilmont	78:ed8466a608b4	1458	((SubPriority & ((1 << (SubPriorityBits )) - 1)))
emilmont	78:ed8466a608b4	1459	);
emilmont	78:ed8466a608b4	1460	}
emilmont	78:ed8466a608b4	1461
emilmont	78:ed8466a608b4	1462
emilmont	78:ed8466a608b4	1463	/** \brief Decode Priority
emilmont	78:ed8466a608b4	1464
emilmont	78:ed8466a608b4	1465	The function decodes an interrupt priority value with a given priority group to
emilmont	78:ed8466a608b4	1466	preemptive priority value and subpriority value.
emilmont	78:ed8466a608b4	1467	In case of a conflict between priority grouping and available
emilmont	78:ed8466a608b4	1468	priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
emilmont	78:ed8466a608b4	1469
emilmont	78:ed8466a608b4	1470	\param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
emilmont	78:ed8466a608b4	1471	\param [in] PriorityGroup Used priority group.
emilmont	78:ed8466a608b4	1472	\param [out] pPreemptPriority Preemptive priority value (starting from 0).
emilmont	78:ed8466a608b4	1473	\param [out] pSubPriority Subpriority value (starting from 0).
emilmont	78:ed8466a608b4	1474	*/
emilmont	78:ed8466a608b4	1475	__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
emilmont	78:ed8466a608b4	1476	{
emilmont	78:ed8466a608b4	1477	uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
emilmont	78:ed8466a608b4	1478	uint32_t PreemptPriorityBits;
emilmont	78:ed8466a608b4	1479	uint32_t SubPriorityBits;
emilmont	78:ed8466a608b4	1480
emilmont	78:ed8466a608b4	1481	PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
emilmont	78:ed8466a608b4	1482	SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
emilmont	78:ed8466a608b4	1483
emilmont	78:ed8466a608b4	1484	*pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
emilmont	78:ed8466a608b4	1485	*pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
emilmont	78:ed8466a608b4	1486	}
emilmont	78:ed8466a608b4	1487
emilmont	78:ed8466a608b4	1488
emilmont	78:ed8466a608b4	1489	/** \brief System Reset
emilmont	78:ed8466a608b4	1490
emilmont	78:ed8466a608b4	1491	The function initiates a system reset request to reset the MCU.
emilmont	78:ed8466a608b4	1492	*/
emilmont	78:ed8466a608b4	1493	__STATIC_INLINE void NVIC_SystemReset(void)
emilmont	78:ed8466a608b4	1494	{
emilmont	78:ed8466a608b4	1495	__DSB(); /* Ensure all outstanding memory accesses included
emilmont	78:ed8466a608b4	1496	buffered write are completed before reset */
emilmont	78:ed8466a608b4	1497	SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) \|
emilmont	78:ed8466a608b4	1498	(SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) \|
emilmont	78:ed8466a608b4	1499	SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */
emilmont	78:ed8466a608b4	1500	__DSB(); /* Ensure completion of memory access */
emilmont	78:ed8466a608b4	1501	while(1); /* wait until reset */
emilmont	78:ed8466a608b4	1502	}
emilmont	78:ed8466a608b4	1503
emilmont	78:ed8466a608b4	1504	/@} end of CMSIS_Core_NVICFunctions /
emilmont	78:ed8466a608b4	1505
emilmont	78:ed8466a608b4	1506
emilmont	78:ed8466a608b4	1507
emilmont	78:ed8466a608b4	1508	/* ################################## SysTick function ############################################ */
emilmont	78:ed8466a608b4	1509	/** \ingroup CMSIS_Core_FunctionInterface
emilmont	78:ed8466a608b4	1510	\defgroup CMSIS_Core_SysTickFunctions SysTick Functions
emilmont	78:ed8466a608b4	1511	\brief Functions that configure the System.
emilmont	78:ed8466a608b4	1512	@{
emilmont	78:ed8466a608b4	1513	*/
emilmont	78:ed8466a608b4	1514
emilmont	78:ed8466a608b4	1515	#if (__Vendor_SysTickConfig == 0)
emilmont	78:ed8466a608b4	1516
emilmont	78:ed8466a608b4	1517	/** \brief System Tick Configuration
emilmont	78:ed8466a608b4	1518
emilmont	78:ed8466a608b4	1519	The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
emilmont	78:ed8466a608b4	1520	Counter is in free running mode to generate periodic interrupts.
emilmont	78:ed8466a608b4	1521
emilmont	78:ed8466a608b4	1522	\param [in] ticks Number of ticks between two interrupts.
emilmont	78:ed8466a608b4	1523
emilmont	78:ed8466a608b4	1524	\return 0 Function succeeded.
emilmont	78:ed8466a608b4	1525	\return 1 Function failed.
emilmont	78:ed8466a608b4	1526
emilmont	78:ed8466a608b4	1527	\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
emilmont	78:ed8466a608b4	1528	function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
emilmont	78:ed8466a608b4	1529	must contain a vendor-specific implementation of this function.
emilmont	78:ed8466a608b4	1530
emilmont	78:ed8466a608b4	1531	*/
emilmont	78:ed8466a608b4	1532	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
emilmont	78:ed8466a608b4	1533	{
emilmont	78:ed8466a608b4	1534	if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
emilmont	78:ed8466a608b4	1535
emilmont	78:ed8466a608b4	1536	SysTick->LOAD = ticks - 1; /* set reload register */
emilmont	78:ed8466a608b4	1537	NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
emilmont	78:ed8466a608b4	1538	SysTick->VAL = 0; /* Load the SysTick Counter Value */
emilmont	78:ed8466a608b4	1539	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk \|
emilmont	78:ed8466a608b4	1540	SysTick_CTRL_TICKINT_Msk \|
emilmont	78:ed8466a608b4	1541	SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
emilmont	78:ed8466a608b4	1542	return (0); /* Function successful */
emilmont	78:ed8466a608b4	1543	}
emilmont	78:ed8466a608b4	1544
emilmont	78:ed8466a608b4	1545	#endif
emilmont	78:ed8466a608b4	1546
emilmont	78:ed8466a608b4	1547	/@} end of CMSIS_Core_SysTickFunctions /
emilmont	78:ed8466a608b4	1548
emilmont	78:ed8466a608b4	1549
emilmont	78:ed8466a608b4	1550
emilmont	78:ed8466a608b4	1551	/* ##################################### Debug In/Output function ########################################### */
emilmont	78:ed8466a608b4	1552	/** \ingroup CMSIS_Core_FunctionInterface
emilmont	78:ed8466a608b4	1553	\defgroup CMSIS_core_DebugFunctions ITM Functions
emilmont	78:ed8466a608b4	1554	\brief Functions that access the ITM debug interface.
emilmont	78:ed8466a608b4	1555	@{
emilmont	78:ed8466a608b4	1556	*/
emilmont	78:ed8466a608b4	1557
emilmont	78:ed8466a608b4	1558	extern volatile int32_t ITM_RxBuffer; /!< External variable to receive characters. /
emilmont	78:ed8466a608b4	1559	#define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /!< Value identifying \ref ITM_RxBuffer is ready for next character. /
emilmont	78:ed8466a608b4	1560
emilmont	78:ed8466a608b4	1561
emilmont	78:ed8466a608b4	1562	/** \brief ITM Send Character
emilmont	78:ed8466a608b4	1563
emilmont	78:ed8466a608b4	1564	The function transmits a character via the ITM channel 0, and
emilmont	78:ed8466a608b4	1565	\li Just returns when no debugger is connected that has booked the output.
emilmont	78:ed8466a608b4	1566	\li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
emilmont	78:ed8466a608b4	1567
emilmont	78:ed8466a608b4	1568	\param [in] ch Character to transmit.
emilmont	78:ed8466a608b4	1569
emilmont	78:ed8466a608b4	1570	\returns Character to transmit.
emilmont	78:ed8466a608b4	1571	*/
emilmont	78:ed8466a608b4	1572	__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
emilmont	78:ed8466a608b4	1573	{
emilmont	78:ed8466a608b4	1574	if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */
emilmont	78:ed8466a608b4	1575	(ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */
emilmont	78:ed8466a608b4	1576	{
emilmont	78:ed8466a608b4	1577	while (ITM->PORT[0].u32 == 0);
emilmont	78:ed8466a608b4	1578	ITM->PORT[0].u8 = (uint8_t) ch;
emilmont	78:ed8466a608b4	1579	}
emilmont	78:ed8466a608b4	1580	return (ch);
emilmont	78:ed8466a608b4	1581	}
emilmont	78:ed8466a608b4	1582
emilmont	78:ed8466a608b4	1583
emilmont	78:ed8466a608b4	1584	/** \brief ITM Receive Character
emilmont	78:ed8466a608b4	1585
emilmont	78:ed8466a608b4	1586	The function inputs a character via the external variable \ref ITM_RxBuffer.
emilmont	78:ed8466a608b4	1587
emilmont	78:ed8466a608b4	1588	\return Received character.
emilmont	78:ed8466a608b4	1589	\return -1 No character pending.
emilmont	78:ed8466a608b4	1590	*/
emilmont	78:ed8466a608b4	1591	__STATIC_INLINE int32_t ITM_ReceiveChar (void) {
emilmont	78:ed8466a608b4	1592	int32_t ch = -1; /* no character available */
emilmont	78:ed8466a608b4	1593
emilmont	78:ed8466a608b4	1594	if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
emilmont	78:ed8466a608b4	1595	ch = ITM_RxBuffer;
emilmont	78:ed8466a608b4	1596	ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */
emilmont	78:ed8466a608b4	1597	}
emilmont	78:ed8466a608b4	1598
emilmont	78:ed8466a608b4	1599	return (ch);
emilmont	78:ed8466a608b4	1600	}
emilmont	78:ed8466a608b4	1601
emilmont	78:ed8466a608b4	1602
emilmont	78:ed8466a608b4	1603	/** \brief ITM Check Character
emilmont	78:ed8466a608b4	1604
emilmont	78:ed8466a608b4	1605	The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
emilmont	78:ed8466a608b4	1606
emilmont	78:ed8466a608b4	1607	\return 0 No character available.
emilmont	78:ed8466a608b4	1608	\return 1 Character available.
emilmont	78:ed8466a608b4	1609	*/
emilmont	78:ed8466a608b4	1610	__STATIC_INLINE int32_t ITM_CheckChar (void) {
emilmont	78:ed8466a608b4	1611
emilmont	78:ed8466a608b4	1612	if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
emilmont	78:ed8466a608b4	1613	return (0); /* no character available */
emilmont	78:ed8466a608b4	1614	} else {
emilmont	78:ed8466a608b4	1615	return (1); /* character available */
emilmont	78:ed8466a608b4	1616	}
emilmont	78:ed8466a608b4	1617	}
emilmont	78:ed8466a608b4	1618
emilmont	78:ed8466a608b4	1619	/@} end of CMSIS_core_DebugFunctions /
emilmont	78:ed8466a608b4	1620
emilmont	78:ed8466a608b4	1621	#endif /* __CORE_CM3_H_DEPENDANT */
emilmont	78:ed8466a608b4	1622
emilmont	78:ed8466a608b4	1623	#endif /* __CMSIS_GENERIC */
emilmont	78:ed8466a608b4	1624
emilmont	78:ed8466a608b4	1625	#ifdef __cplusplus
emilmont	78:ed8466a608b4	1626	}
emilmont	78:ed8466a608b4	1627	#endif

Repository toolbox

Export to desktop IDE

Repository details

Type:	Library
Created:	17 Jan 2017
Imports:	0
Forks:	0
Commits:	136
Dependents:	0
Dependencies:	0
Followers:	1

TARGET_KL05Z/core_cm3.h@78:ed8466a608b4, 2014-02-18 (annotated)

Who changed what in which revision?

Repository toolbox

Repository details

Important Information for this Arm website

Access Warning