ads1115 only
Fork of mbed by
TARGET_KW41Z/TOOLCHAIN_ARM_STD/MKW41Z512xxx4.sct@132:9baf128c2fab, 2016-12-20 (annotated)
- Committer:
- <>
- Date:
- Tue Dec 20 15:36:52 2016 +0000
- Revision:
- 132:9baf128c2fab
Release 132 of the mbed library
Ports for Upcoming Targets
3241: Add support for FRDM-KW41 https://github.com/ARMmbed/mbed-os/pull/3241
3291: Adding mbed enabled Maker board with NINA-B1 and EVA-M8Q https://github.com/ARMmbed/mbed-os/pull/3291
Fixes and Changes
3062: TARGET_STM :USB device FS https://github.com/ARMmbed/mbed-os/pull/3062
3213: STM32: Refactor us_ticker.c + hal_tick.c files https://github.com/ARMmbed/mbed-os/pull/3213
3288: Dev spi asynch l0l1 https://github.com/ARMmbed/mbed-os/pull/3288
3289: Bug fix of initial value of interrupt edge in "gpio_irq_init" function. https://github.com/ARMmbed/mbed-os/pull/3289
3302: STM32F4 AnalogIn - Clear VBATE and TSVREFE bits before configuring ADC channels https://github.com/ARMmbed/mbed-os/pull/3302
3320: STM32 - Add ADC_VREF label https://github.com/ARMmbed/mbed-os/pull/3320
3321: no HSE available by default for NUCLEO_L432KC https://github.com/ARMmbed/mbed-os/pull/3321
3352: ublox eva nina - fix line endings https://github.com/ARMmbed/mbed-os/pull/3352
3322: DISCO_L053C8 doesn't support LSE https://github.com/ARMmbed/mbed-os/pull/3322
3345: STM32 - Remove TIM_IT_UPDATE flag in HAL_Suspend/ResumeTick functions https://github.com/ARMmbed/mbed-os/pull/3345
3309: [NUC472/M453] Fix CI failed tests https://github.com/ARMmbed/mbed-os/pull/3309
3157: [Silicon Labs] Adding support for EFR32MG1 wireless SoC https://github.com/ARMmbed/mbed-os/pull/3157
3301: I2C - correct return values for write functions (docs) - part 1 https://github.com/ARMmbed/mbed-os/pull/3301
3303: Fix #2956 #2939 #2957 #2959 #2960: Add HAL_DeInit function in gpio_irq destructor https://github.com/ARMmbed/mbed-os/pull/3303
3304: STM32L476: no HSE is present in NUCLEO and DISCO boards https://github.com/ARMmbed/mbed-os/pull/3304
3318: Register map changes for RevG https://github.com/ARMmbed/mbed-os/pull/3318
3317: NUCLEO_F429ZI has integrated LSE https://github.com/ARMmbed/mbed-os/pull/3317
3312: K64F: SPI Asynch API implementation https://github.com/ARMmbed/mbed-os/pull/3312
3324: Dev i2c common code https://github.com/ARMmbed/mbed-os/pull/3324
3369: Add CAN2 missing pins for connector CN12 https://github.com/ARMmbed/mbed-os/pull/3369
3377: STM32 NUCLEO-L152RE Update system core clock to 32MHz https://github.com/ARMmbed/mbed-os/pull/3377
3378: K66F: Enable LWIP feature https://github.com/ARMmbed/mbed-os/pull/3378
3382: [MAX32620] Fixing serial readable function. https://github.com/ARMmbed/mbed-os/pull/3382
3399: NUCLEO_F103RB - Add SERIAL_FC feature https://github.com/ARMmbed/mbed-os/pull/3399
3409: STM32L1 : map ST HAL assert into MBED assert https://github.com/ARMmbed/mbed-os/pull/3409
3416: Renames i2c_api.c for STM32F1 targets to fix IAR exporter https://github.com/ARMmbed/mbed-os/pull/3416
3348: Fix frequency function of CAN driver. https://github.com/ARMmbed/mbed-os/pull/3348
3366: NUCLEO_F412ZG - Add new platform https://github.com/ARMmbed/mbed-os/pull/3366
3379: STM32F0 : map ST HAL assert into MBED assert https://github.com/ARMmbed/mbed-os/pull/3379
3393: ISR register never re-evaluated in HAL_DMA_PollForTransfer for STM32F4 https://github.com/ARMmbed/mbed-os/pull/3393
3408: STM32F7 : map ST HAL assert into MBED assert https://github.com/ARMmbed/mbed-os/pull/3408
3411: STM32L0 : map ST HAL assert into MBED assert https://github.com/ARMmbed/mbed-os/pull/3411
3424: STM32F4 - FIX to add the update of hdma->State variable https://github.com/ARMmbed/mbed-os/pull/3424
3427: Fix stm i2c slave https://github.com/ARMmbed/mbed-os/pull/3427
3429: Fix stm i2c fix init https://github.com/ARMmbed/mbed-os/pull/3429
3434: [NUC472/M453] Fix stuck in lp_ticker_init and other updates https://github.com/ARMmbed/mbed-os/pull/3434
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
<> | 132:9baf128c2fab | 1 | #! armcc -E |
<> | 132:9baf128c2fab | 2 | /* |
<> | 132:9baf128c2fab | 3 | ** ################################################################### |
<> | 132:9baf128c2fab | 4 | ** Processor: MKW41Z512VHT4 |
<> | 132:9baf128c2fab | 5 | ** Compiler: Keil ARM C/C++ Compiler |
<> | 132:9baf128c2fab | 6 | ** Reference manual: MKW41Z512RM Rev. 0.1, 04/2016 |
<> | 132:9baf128c2fab | 7 | ** Version: rev. 1.0, 2015-09-23 |
<> | 132:9baf128c2fab | 8 | ** Build: b160720 |
<> | 132:9baf128c2fab | 9 | ** |
<> | 132:9baf128c2fab | 10 | ** Abstract: |
<> | 132:9baf128c2fab | 11 | ** Linker file for the Keil ARM C/C++ Compiler |
<> | 132:9baf128c2fab | 12 | ** |
<> | 132:9baf128c2fab | 13 | ** Copyright (c) 2016 Freescale Semiconductor, Inc. |
<> | 132:9baf128c2fab | 14 | ** All rights reserved. |
<> | 132:9baf128c2fab | 15 | ** |
<> | 132:9baf128c2fab | 16 | ** Redistribution and use in source and binary forms, with or without modification, |
<> | 132:9baf128c2fab | 17 | ** are permitted provided that the following conditions are met: |
<> | 132:9baf128c2fab | 18 | ** |
<> | 132:9baf128c2fab | 19 | ** o Redistributions of source code must retain the above copyright notice, this list |
<> | 132:9baf128c2fab | 20 | ** of conditions and the following disclaimer. |
<> | 132:9baf128c2fab | 21 | ** |
<> | 132:9baf128c2fab | 22 | ** o Redistributions in binary form must reproduce the above copyright notice, this |
<> | 132:9baf128c2fab | 23 | ** list of conditions and the following disclaimer in the documentation and/or |
<> | 132:9baf128c2fab | 24 | ** other materials provided with the distribution. |
<> | 132:9baf128c2fab | 25 | ** |
<> | 132:9baf128c2fab | 26 | ** o Neither the name of Freescale Semiconductor, Inc. nor the names of its |
<> | 132:9baf128c2fab | 27 | ** contributors may be used to endorse or promote products derived from this |
<> | 132:9baf128c2fab | 28 | ** software without specific prior written permission. |
<> | 132:9baf128c2fab | 29 | ** |
<> | 132:9baf128c2fab | 30 | ** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND |
<> | 132:9baf128c2fab | 31 | ** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED |
<> | 132:9baf128c2fab | 32 | ** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
<> | 132:9baf128c2fab | 33 | ** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR |
<> | 132:9baf128c2fab | 34 | ** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES |
<> | 132:9baf128c2fab | 35 | ** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; |
<> | 132:9baf128c2fab | 36 | ** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON |
<> | 132:9baf128c2fab | 37 | ** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
<> | 132:9baf128c2fab | 38 | ** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS |
<> | 132:9baf128c2fab | 39 | ** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
<> | 132:9baf128c2fab | 40 | ** |
<> | 132:9baf128c2fab | 41 | ** http: www.freescale.com |
<> | 132:9baf128c2fab | 42 | ** mail: support@freescale.com |
<> | 132:9baf128c2fab | 43 | ** |
<> | 132:9baf128c2fab | 44 | ** ################################################################### |
<> | 132:9baf128c2fab | 45 | */ |
<> | 132:9baf128c2fab | 46 | #define __ram_vector_table__ 1 |
<> | 132:9baf128c2fab | 47 | |
<> | 132:9baf128c2fab | 48 | /* Heap 1/4 of ram and stack 1/8 */ |
<> | 132:9baf128c2fab | 49 | #define __stack_size__ 0x4000 |
<> | 132:9baf128c2fab | 50 | #define __heap_size__ 0x8000 |
<> | 132:9baf128c2fab | 51 | |
<> | 132:9baf128c2fab | 52 | #if (defined(__ram_vector_table__)) |
<> | 132:9baf128c2fab | 53 | #define __ram_vector_table_size__ 0x00000200 |
<> | 132:9baf128c2fab | 54 | #else |
<> | 132:9baf128c2fab | 55 | #define __ram_vector_table_size__ 0x00000000 |
<> | 132:9baf128c2fab | 56 | #endif |
<> | 132:9baf128c2fab | 57 | |
<> | 132:9baf128c2fab | 58 | #define m_interrupts_start 0x00000000 |
<> | 132:9baf128c2fab | 59 | #define m_interrupts_size 0x00000200 |
<> | 132:9baf128c2fab | 60 | |
<> | 132:9baf128c2fab | 61 | #define m_flash_config_start 0x00000400 |
<> | 132:9baf128c2fab | 62 | #define m_flash_config_size 0x00000010 |
<> | 132:9baf128c2fab | 63 | |
<> | 132:9baf128c2fab | 64 | #define m_text_start 0x00000410 |
<> | 132:9baf128c2fab | 65 | #define m_text_size 0x0007FBF0 |
<> | 132:9baf128c2fab | 66 | |
<> | 132:9baf128c2fab | 67 | #define m_interrupts_ram_start 0x1FFF8000 |
<> | 132:9baf128c2fab | 68 | #define m_interrupts_ram_size __ram_vector_table_size__ |
<> | 132:9baf128c2fab | 69 | |
<> | 132:9baf128c2fab | 70 | #define m_data_start (m_interrupts_ram_start + m_interrupts_ram_size) |
<> | 132:9baf128c2fab | 71 | #define m_data_size (0x00020000 - m_interrupts_ram_size) |
<> | 132:9baf128c2fab | 72 | |
<> | 132:9baf128c2fab | 73 | /* Sizes */ |
<> | 132:9baf128c2fab | 74 | #if (defined(__stack_size__)) |
<> | 132:9baf128c2fab | 75 | #define Stack_Size __stack_size__ |
<> | 132:9baf128c2fab | 76 | #else |
<> | 132:9baf128c2fab | 77 | #define Stack_Size 0x0400 |
<> | 132:9baf128c2fab | 78 | #endif |
<> | 132:9baf128c2fab | 79 | |
<> | 132:9baf128c2fab | 80 | #if (defined(__heap_size__)) |
<> | 132:9baf128c2fab | 81 | #define Heap_Size __heap_size__ |
<> | 132:9baf128c2fab | 82 | #else |
<> | 132:9baf128c2fab | 83 | #define Heap_Size 0x0400 |
<> | 132:9baf128c2fab | 84 | #endif |
<> | 132:9baf128c2fab | 85 | |
<> | 132:9baf128c2fab | 86 | LR_m_text m_interrupts_start m_text_start+m_text_size-m_interrupts_start { ; load region size_region |
<> | 132:9baf128c2fab | 87 | VECTOR_ROM m_interrupts_start m_interrupts_size { ; load address = execution address |
<> | 132:9baf128c2fab | 88 | * (RESET,+FIRST) |
<> | 132:9baf128c2fab | 89 | } |
<> | 132:9baf128c2fab | 90 | ER_m_flash_config m_flash_config_start FIXED m_flash_config_size { ; load address = execution address |
<> | 132:9baf128c2fab | 91 | * (FlashConfig) |
<> | 132:9baf128c2fab | 92 | } |
<> | 132:9baf128c2fab | 93 | ER_m_text m_text_start m_text_size { ; load address = execution address |
<> | 132:9baf128c2fab | 94 | * (InRoot$$Sections) |
<> | 132:9baf128c2fab | 95 | .ANY (+RO) |
<> | 132:9baf128c2fab | 96 | } |
<> | 132:9baf128c2fab | 97 | |
<> | 132:9baf128c2fab | 98 | #if (defined(__ram_vector_table__)) |
<> | 132:9baf128c2fab | 99 | VECTOR_RAM m_interrupts_ram_start EMPTY m_interrupts_ram_size { |
<> | 132:9baf128c2fab | 100 | } |
<> | 132:9baf128c2fab | 101 | #else |
<> | 132:9baf128c2fab | 102 | VECTOR_RAM m_interrupts_start EMPTY 0 { |
<> | 132:9baf128c2fab | 103 | } |
<> | 132:9baf128c2fab | 104 | #endif |
<> | 132:9baf128c2fab | 105 | RW_m_data m_data_start m_data_size-Stack_Size-Heap_Size { ; RW data |
<> | 132:9baf128c2fab | 106 | .ANY (+RW +ZI) |
<> | 132:9baf128c2fab | 107 | } |
<> | 132:9baf128c2fab | 108 | RW_IRAM1 +0 { ; Heap region growing up |
<> | 132:9baf128c2fab | 109 | } |
<> | 132:9baf128c2fab | 110 | } |
<> | 132:9baf128c2fab | 111 |