cc y
/
mbed
Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
Fork of
mbed
by 
mbed official
TARGET_MAX32620HSP/clkman_regs.h@125:2e9cc70d1897, 2016-08-31 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Aug 31 18:09:46 2016 +0100
- Revision:
- 125:2e9cc70d1897
Release 125 of the mbed library
Changes:
New target - KL27Z_IAR
New target - MAX32620HSP_ARM_STD
New target - MAX32620HSP_GCC_ARM
New target - MAX32620HSP_IAR
New target - NCS36510_ARM_STD
New target - NCS36510_GCC_ARM
New target - NCS36510_IAR
Added support for NSAPI_REUSEADDR to the lwip interface.
STM32F3 family : Add and enable asynchronous serial, plus tests.
STM32L4 family : Add and enable asynchronous serial, plus tests.
Fixing issue where GCC fails to report compile errors when non-verbose.
Add ethernet and IPV4 support for: NUCLEO_F207ZG, NUCLEO_F429ZI, NUCLEO_F767ZI, DISCO_F746NG.
RZ_A1H - Enable SPI1 on pins P6_4 to P6_7.
KL27Z : SPI driver bug fixes and Improvements, ARM linker file update.
STM32F4, STM32F7 families : Add entropy functions, documentation, code improvements, fix build issues.
HEXIWEAR: Update I2C pin mapping, Add support to create KDS projects.
LWIP - fix recv blocking send on accepted sockets.
SingletonPtr bugfixes.
Beetle: Implement sleep API.
uVisor: Update to v0.20.1-alpha, minor documentation update.
STM32F3 : fix RTOS IAR test, RTOS GCC_ARM test.
nrf5x : Introduce uart hardware flow control configuration.
K64F/K22F: Implement HAL lp_timer API.
Ticker: Move ticker initialisation to object creation time.
STM32F4 : remove printf from pwmout
NXP : Fix multiple definition errors in GCC_CR build, fix linker errors.
Add TOOLCHAIN_GCC_CR support.
STM32L1 family : Add and enable asynchronous serial, plus tests.
mbed-client : Fix Bootstrap and Connector functionality.
NUC472 : Fix Ethernet wrong INT status in RX_Action.
RTX_CM_lib.h : fix compiler warning.
NUCLEO : Use GCC small build for 64K flash STM32.
STM32F2 family : Add and enable asynchronous serial, plus tests.
uvisor : Move page heap after uVisor private data, update page allocator.
K64F: Revert to hardcoded stack pointer in RTX .
dns-query : Internal API change , documentation, Added support for multiple results and ipv6.
Add support for implementation-provided DNS servers.
Adopted netconn_gethostbyname in the lwip interface.
Restructured nsapi_dns.h to have clear separation between C/C++ .
Tool fixes.
Tests : New ones added and some updates to existing.
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| AnnaBridge | 125:2e9cc70d1897 | 1 | /******************************************************************************* |
| AnnaBridge | 125:2e9cc70d1897 | 2 | * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved. |
| AnnaBridge | 125:2e9cc70d1897 | 3 | * |
| AnnaBridge | 125:2e9cc70d1897 | 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
| AnnaBridge | 125:2e9cc70d1897 | 5 | * copy of this software and associated documentation files (the "Software"), |
| AnnaBridge | 125:2e9cc70d1897 | 6 | * to deal in the Software without restriction, including without limitation |
| AnnaBridge | 125:2e9cc70d1897 | 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| AnnaBridge | 125:2e9cc70d1897 | 8 | * and/or sell copies of the Software, and to permit persons to whom the |
| AnnaBridge | 125:2e9cc70d1897 | 9 | * Software is furnished to do so, subject to the following conditions: |
| AnnaBridge | 125:2e9cc70d1897 | 10 | * |
| AnnaBridge | 125:2e9cc70d1897 | 11 | * The above copyright notice and this permission notice shall be included |
| AnnaBridge | 125:2e9cc70d1897 | 12 | * in all copies or substantial portions of the Software. |
| AnnaBridge | 125:2e9cc70d1897 | 13 | * |
| AnnaBridge | 125:2e9cc70d1897 | 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS |
| AnnaBridge | 125:2e9cc70d1897 | 15 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF |
| AnnaBridge | 125:2e9cc70d1897 | 16 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. |
| AnnaBridge | 125:2e9cc70d1897 | 17 | * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES |
| AnnaBridge | 125:2e9cc70d1897 | 18 | * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| AnnaBridge | 125:2e9cc70d1897 | 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| AnnaBridge | 125:2e9cc70d1897 | 20 | * OTHER DEALINGS IN THE SOFTWARE. |
| AnnaBridge | 125:2e9cc70d1897 | 21 | * |
| AnnaBridge | 125:2e9cc70d1897 | 22 | * Except as contained in this notice, the name of Maxim Integrated |
| AnnaBridge | 125:2e9cc70d1897 | 23 | * Products, Inc. shall not be used except as stated in the Maxim Integrated |
| AnnaBridge | 125:2e9cc70d1897 | 24 | * Products, Inc. Branding Policy. |
| AnnaBridge | 125:2e9cc70d1897 | 25 | * |
| AnnaBridge | 125:2e9cc70d1897 | 26 | * The mere transfer of this software does not imply any licenses |
| AnnaBridge | 125:2e9cc70d1897 | 27 | * of trade secrets, proprietary technology, copyrights, patents, |
| AnnaBridge | 125:2e9cc70d1897 | 28 | * trademarks, maskwork rights, or any other form of intellectual |
| AnnaBridge | 125:2e9cc70d1897 | 29 | * property whatsoever. Maxim Integrated Products, Inc. retains all |
| AnnaBridge | 125:2e9cc70d1897 | 30 | * ownership rights. |
| AnnaBridge | 125:2e9cc70d1897 | 31 | ******************************************************************************* |
| AnnaBridge | 125:2e9cc70d1897 | 32 | */ |
| AnnaBridge | 125:2e9cc70d1897 | 33 | |
| AnnaBridge | 125:2e9cc70d1897 | 34 | #ifndef _MXC_CLKMAN_REGS_H_ |
| AnnaBridge | 125:2e9cc70d1897 | 35 | #define _MXC_CLKMAN_REGS_H_ |
| AnnaBridge | 125:2e9cc70d1897 | 36 | |
| AnnaBridge | 125:2e9cc70d1897 | 37 | #ifdef __cplusplus |
| AnnaBridge | 125:2e9cc70d1897 | 38 | extern "C" { |
| AnnaBridge | 125:2e9cc70d1897 | 39 | #endif |
| AnnaBridge | 125:2e9cc70d1897 | 40 | |
| AnnaBridge | 125:2e9cc70d1897 | 41 | #include <stdint.h> |
| AnnaBridge | 125:2e9cc70d1897 | 42 | |
| AnnaBridge | 125:2e9cc70d1897 | 43 | /* |
| AnnaBridge | 125:2e9cc70d1897 | 44 | If types are not defined elsewhere (CMSIS) define them here |
| AnnaBridge | 125:2e9cc70d1897 | 45 | */ |
| AnnaBridge | 125:2e9cc70d1897 | 46 | #ifndef __IO |
| AnnaBridge | 125:2e9cc70d1897 | 47 | #define __IO volatile |
| AnnaBridge | 125:2e9cc70d1897 | 48 | #endif |
| AnnaBridge | 125:2e9cc70d1897 | 49 | #ifndef __I |
| AnnaBridge | 125:2e9cc70d1897 | 50 | #define __I volatile const |
| AnnaBridge | 125:2e9cc70d1897 | 51 | #endif |
| AnnaBridge | 125:2e9cc70d1897 | 52 | #ifndef __O |
| AnnaBridge | 125:2e9cc70d1897 | 53 | #define __O volatile |
| AnnaBridge | 125:2e9cc70d1897 | 54 | #endif |
| AnnaBridge | 125:2e9cc70d1897 | 55 | |
| AnnaBridge | 125:2e9cc70d1897 | 56 | |
| AnnaBridge | 125:2e9cc70d1897 | 57 | /* |
| AnnaBridge | 125:2e9cc70d1897 | 58 | Typedefed structure(s) for module registers (per instance or section) with direct 32-bit |
| AnnaBridge | 125:2e9cc70d1897 | 59 | access to each register in module. |
| AnnaBridge | 125:2e9cc70d1897 | 60 | */ |
| AnnaBridge | 125:2e9cc70d1897 | 61 | |
| AnnaBridge | 125:2e9cc70d1897 | 62 | /* Offset Register Description |
| AnnaBridge | 125:2e9cc70d1897 | 63 | ============= ============================================================================ */ |
| AnnaBridge | 125:2e9cc70d1897 | 64 | typedef struct { |
| AnnaBridge | 125:2e9cc70d1897 | 65 | __IO uint32_t clk_config; /* 0x0000 System Clock Configuration */ |
| AnnaBridge | 125:2e9cc70d1897 | 66 | __IO uint32_t clk_ctrl; /* 0x0004 System Clock Controls */ |
| AnnaBridge | 125:2e9cc70d1897 | 67 | __IO uint32_t intfl; /* 0x0008 Interrupt Flags */ |
| AnnaBridge | 125:2e9cc70d1897 | 68 | __IO uint32_t inten; /* 0x000C Interrupt Enable/Disable Controls */ |
| AnnaBridge | 125:2e9cc70d1897 | 69 | __IO uint32_t trim_calc; /* 0x0010 Trim Calculation Controls */ |
| AnnaBridge | 125:2e9cc70d1897 | 70 | __IO uint32_t i2c_timer_ctrl; /* 0x0014 I2C Timer Control */ |
| AnnaBridge | 125:2e9cc70d1897 | 71 | __IO uint32_t cm4_start_clk_en0; /* 0x0018 CM4 Start Clock on Interrupt Enable 0 */ |
| AnnaBridge | 125:2e9cc70d1897 | 72 | __IO uint32_t cm4_start_clk_en1; /* 0x001C CM4 Start Clock on Interrupt Enable 1 */ |
| AnnaBridge | 125:2e9cc70d1897 | 73 | __I uint32_t rsv020[8]; /* 0x0020-0x003C */ |
| AnnaBridge | 125:2e9cc70d1897 | 74 | __IO uint32_t sys_clk_ctrl_0_cm4; /* 0x0040 Control Settings for CLK0 - Cortex M4 Clock */ |
| AnnaBridge | 125:2e9cc70d1897 | 75 | __IO uint32_t sys_clk_ctrl_1_sync; /* 0x0044 Control Settings for CLK1 - Synchronizer Clock */ |
| AnnaBridge | 125:2e9cc70d1897 | 76 | __IO uint32_t sys_clk_ctrl_2_spix; /* 0x0048 Control Settings for CLK2 - SPI XIP Clock */ |
| AnnaBridge | 125:2e9cc70d1897 | 77 | __IO uint32_t sys_clk_ctrl_3_prng; /* 0x004C Control Settings for CLK3 - PRNG Clock */ |
| AnnaBridge | 125:2e9cc70d1897 | 78 | __IO uint32_t sys_clk_ctrl_4_wdt0; /* 0x0050 Control Settings for CLK4 - Watchdog Timer 0 */ |
| AnnaBridge | 125:2e9cc70d1897 | 79 | __IO uint32_t sys_clk_ctrl_5_wdt1; /* 0x0054 Control Settings for CLK5 - Watchdog Timer 1 */ |
| AnnaBridge | 125:2e9cc70d1897 | 80 | __IO uint32_t sys_clk_ctrl_6_gpio; /* 0x0058 Control Settings for CLK6 - Clock for GPIO Ports */ |
| AnnaBridge | 125:2e9cc70d1897 | 81 | __IO uint32_t sys_clk_ctrl_7_pt; /* 0x005C Control Settings for CLK7 - Source Clock for All Pulse Trains */ |
| AnnaBridge | 125:2e9cc70d1897 | 82 | __IO uint32_t sys_clk_ctrl_8_uart; /* 0x0060 Control Settings for CLK8 - Source Clock for All UARTs */ |
| AnnaBridge | 125:2e9cc70d1897 | 83 | __IO uint32_t sys_clk_ctrl_9_i2cm; /* 0x0064 Control Settings for CLK9 - Source Clock for All I2C Masters */ |
| AnnaBridge | 125:2e9cc70d1897 | 84 | __IO uint32_t sys_clk_ctrl_10_i2cs; /* 0x0068 Control Settings for CLK10 - Source Clock for I2C Slave */ |
| AnnaBridge | 125:2e9cc70d1897 | 85 | __IO uint32_t sys_clk_ctrl_11_spi0; /* 0x006C Control Settings for CLK11 - SPI Master 0 */ |
| AnnaBridge | 125:2e9cc70d1897 | 86 | __IO uint32_t sys_clk_ctrl_12_spi1; /* 0x0070 Control Settings for CLK12 - SPI Master 1 */ |
| AnnaBridge | 125:2e9cc70d1897 | 87 | __IO uint32_t sys_clk_ctrl_13_spi2; /* 0x0074 Control Settings for CLK13 - SPI Master 2 */ |
| AnnaBridge | 125:2e9cc70d1897 | 88 | __IO uint32_t sys_clk_ctrl_14_spib; /* 0x0078 Control Settings for CLK14 - SPI Bridge Clock */ |
| AnnaBridge | 125:2e9cc70d1897 | 89 | __IO uint32_t sys_clk_ctrl_15_owm; /* 0x007C Control Settings for CLK15 - 1-Wire Master Clock */ |
| AnnaBridge | 125:2e9cc70d1897 | 90 | __I uint32_t rsv080[32]; /* 0x0080-0x00FC */ |
| AnnaBridge | 125:2e9cc70d1897 | 91 | __IO uint32_t crypt_clk_ctrl_0_aes; /* 0x0100 Control Settings for Crypto Clock 0 - AES */ |
| AnnaBridge | 125:2e9cc70d1897 | 92 | __IO uint32_t crypt_clk_ctrl_1_maa; /* 0x0104 Control Settings for Crypto Clock 1 - MAA */ |
| AnnaBridge | 125:2e9cc70d1897 | 93 | __IO uint32_t crypt_clk_ctrl_2_prng; /* 0x0108 Control Settings for Crypto Clock 2 - PRNG */ |
| AnnaBridge | 125:2e9cc70d1897 | 94 | __I uint32_t rsv10C[13]; /* 0x010C-0x013C */ |
| AnnaBridge | 125:2e9cc70d1897 | 95 | __IO uint32_t clk_gate_ctrl0; /* 0x0140 Dynamic Clock Gating Control Register 0 */ |
| AnnaBridge | 125:2e9cc70d1897 | 96 | __IO uint32_t clk_gate_ctrl1; /* 0x0144 Dynamic Clock Gating Control Register 1 */ |
| AnnaBridge | 125:2e9cc70d1897 | 97 | __IO uint32_t clk_gate_ctrl2; /* 0x0148 Dynamic Clock Gating Control Register 2 */ |
| AnnaBridge | 125:2e9cc70d1897 | 98 | } mxc_clkman_regs_t; |
| AnnaBridge | 125:2e9cc70d1897 | 99 | |
| AnnaBridge | 125:2e9cc70d1897 | 100 | |
| AnnaBridge | 125:2e9cc70d1897 | 101 | /* |
| AnnaBridge | 125:2e9cc70d1897 | 102 | Register offsets for module CLKMAN. |
| AnnaBridge | 125:2e9cc70d1897 | 103 | */ |
| AnnaBridge | 125:2e9cc70d1897 | 104 | |
| AnnaBridge | 125:2e9cc70d1897 | 105 | #define MXC_R_CLKMAN_OFFS_CLK_CONFIG ((uint32_t)0x00000000UL) |
| AnnaBridge | 125:2e9cc70d1897 | 106 | #define MXC_R_CLKMAN_OFFS_CLK_CTRL ((uint32_t)0x00000004UL) |
| AnnaBridge | 125:2e9cc70d1897 | 107 | #define MXC_R_CLKMAN_OFFS_INTFL ((uint32_t)0x00000008UL) |
| AnnaBridge | 125:2e9cc70d1897 | 108 | #define MXC_R_CLKMAN_OFFS_INTEN ((uint32_t)0x0000000CUL) |
| AnnaBridge | 125:2e9cc70d1897 | 109 | #define MXC_R_CLKMAN_OFFS_TRIM_CALC ((uint32_t)0x00000010UL) |
| AnnaBridge | 125:2e9cc70d1897 | 110 | #define MXC_R_CLKMAN_OFFS_I2C_TIMER_CTRL ((uint32_t)0x00000014UL) |
| AnnaBridge | 125:2e9cc70d1897 | 111 | #define MXC_R_CLKMAN_OFFS_CM4_START_CLK_EN0 ((uint32_t)0x00000018UL) |
| AnnaBridge | 125:2e9cc70d1897 | 112 | #define MXC_R_CLKMAN_OFFS_CM4_START_CLK_EN1 ((uint32_t)0x0000001CUL) |
| AnnaBridge | 125:2e9cc70d1897 | 113 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_0_CM4 ((uint32_t)0x00000040UL) |
| AnnaBridge | 125:2e9cc70d1897 | 114 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_1_SYNC ((uint32_t)0x00000044UL) |
| AnnaBridge | 125:2e9cc70d1897 | 115 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_2_SPIX ((uint32_t)0x00000048UL) |
| AnnaBridge | 125:2e9cc70d1897 | 116 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_3_PRNG ((uint32_t)0x0000004CUL) |
| AnnaBridge | 125:2e9cc70d1897 | 117 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_4_WDT0 ((uint32_t)0x00000050UL) |
| AnnaBridge | 125:2e9cc70d1897 | 118 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_5_WDT1 ((uint32_t)0x00000054UL) |
| AnnaBridge | 125:2e9cc70d1897 | 119 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_6_GPIO ((uint32_t)0x00000058UL) |
| AnnaBridge | 125:2e9cc70d1897 | 120 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_7_PT ((uint32_t)0x0000005CUL) |
| AnnaBridge | 125:2e9cc70d1897 | 121 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_8_UART ((uint32_t)0x00000060UL) |
| AnnaBridge | 125:2e9cc70d1897 | 122 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_9_I2CM ((uint32_t)0x00000064UL) |
| AnnaBridge | 125:2e9cc70d1897 | 123 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_10_I2CS ((uint32_t)0x00000068UL) |
| AnnaBridge | 125:2e9cc70d1897 | 124 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_11_SPI0 ((uint32_t)0x0000006CUL) |
| AnnaBridge | 125:2e9cc70d1897 | 125 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_12_SPI1 ((uint32_t)0x00000070UL) |
| AnnaBridge | 125:2e9cc70d1897 | 126 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_13_SPI2 ((uint32_t)0x00000074UL) |
| AnnaBridge | 125:2e9cc70d1897 | 127 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_14_SPIB ((uint32_t)0x00000078UL) |
| AnnaBridge | 125:2e9cc70d1897 | 128 | #define MXC_R_CLKMAN_OFFS_SYS_CLK_CTRL_15_OWM ((uint32_t)0x0000007CUL) |
| AnnaBridge | 125:2e9cc70d1897 | 129 | #define MXC_R_CLKMAN_OFFS_CRYPT_CLK_CTRL_0_AES ((uint32_t)0x00000100UL) |
| AnnaBridge | 125:2e9cc70d1897 | 130 | #define MXC_R_CLKMAN_OFFS_CRYPT_CLK_CTRL_1_MAA ((uint32_t)0x00000104UL) |
| AnnaBridge | 125:2e9cc70d1897 | 131 | #define MXC_R_CLKMAN_OFFS_CRYPT_CLK_CTRL_2_PRNG ((uint32_t)0x00000108UL) |
| AnnaBridge | 125:2e9cc70d1897 | 132 | #define MXC_R_CLKMAN_OFFS_CLK_GATE_CTRL0 ((uint32_t)0x00000140UL) |
| AnnaBridge | 125:2e9cc70d1897 | 133 | #define MXC_R_CLKMAN_OFFS_CLK_GATE_CTRL1 ((uint32_t)0x00000144UL) |
| AnnaBridge | 125:2e9cc70d1897 | 134 | #define MXC_R_CLKMAN_OFFS_CLK_GATE_CTRL2 ((uint32_t)0x00000148UL) |
| AnnaBridge | 125:2e9cc70d1897 | 135 | |
| AnnaBridge | 125:2e9cc70d1897 | 136 | |
| AnnaBridge | 125:2e9cc70d1897 | 137 | /* |
| AnnaBridge | 125:2e9cc70d1897 | 138 | Field positions and masks for module CLKMAN. |
| AnnaBridge | 125:2e9cc70d1897 | 139 | */ |
| AnnaBridge | 125:2e9cc70d1897 | 140 | |
| AnnaBridge | 125:2e9cc70d1897 | 141 | #define MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_ENABLE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 142 | #define MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_ENABLE ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_ENABLE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 143 | #define MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS 4 |
| AnnaBridge | 125:2e9cc70d1897 | 144 | #define MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 145 | |
| AnnaBridge | 125:2e9cc70d1897 | 146 | #define MXC_F_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 147 | #define MXC_F_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 148 | #define MXC_F_CLKMAN_CLK_CTRL_USB_CLOCK_ENABLE_POS 4 |
| AnnaBridge | 125:2e9cc70d1897 | 149 | #define MXC_F_CLKMAN_CLK_CTRL_USB_CLOCK_ENABLE ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_CLK_CTRL_USB_CLOCK_ENABLE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 150 | #define MXC_F_CLKMAN_CLK_CTRL_USB_CLOCK_SELECT_POS 5 |
| AnnaBridge | 125:2e9cc70d1897 | 151 | #define MXC_F_CLKMAN_CLK_CTRL_USB_CLOCK_SELECT ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_CLK_CTRL_USB_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 152 | #define MXC_F_CLKMAN_CLK_CTRL_CRYPTO_CLOCK_ENABLE_POS 8 |
| AnnaBridge | 125:2e9cc70d1897 | 153 | #define MXC_F_CLKMAN_CLK_CTRL_CRYPTO_CLOCK_ENABLE ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_CLK_CTRL_CRYPTO_CLOCK_ENABLE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 154 | #define MXC_F_CLKMAN_CLK_CTRL_RTOS_MODE_POS 12 |
| AnnaBridge | 125:2e9cc70d1897 | 155 | #define MXC_F_CLKMAN_CLK_CTRL_RTOS_MODE ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_CLK_CTRL_RTOS_MODE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 156 | #define MXC_F_CLKMAN_CLK_CTRL_WDT0_CLOCK_ENABLE_POS 16 |
| AnnaBridge | 125:2e9cc70d1897 | 157 | #define MXC_F_CLKMAN_CLK_CTRL_WDT0_CLOCK_ENABLE ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_CLK_CTRL_WDT0_CLOCK_ENABLE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 158 | #define MXC_F_CLKMAN_CLK_CTRL_WDT0_CLOCK_SELECT_POS 17 |
| AnnaBridge | 125:2e9cc70d1897 | 159 | #define MXC_F_CLKMAN_CLK_CTRL_WDT0_CLOCK_SELECT ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_CTRL_WDT0_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 160 | #define MXC_F_CLKMAN_CLK_CTRL_WDT1_CLOCK_ENABLE_POS 20 |
| AnnaBridge | 125:2e9cc70d1897 | 161 | #define MXC_F_CLKMAN_CLK_CTRL_WDT1_CLOCK_ENABLE ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_CLK_CTRL_WDT1_CLOCK_ENABLE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 162 | #define MXC_F_CLKMAN_CLK_CTRL_WDT1_CLOCK_SELECT_POS 21 |
| AnnaBridge | 125:2e9cc70d1897 | 163 | #define MXC_F_CLKMAN_CLK_CTRL_WDT1_CLOCK_SELECT ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_CTRL_WDT1_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 164 | #define MXC_F_CLKMAN_CLK_CTRL_ADC_CLOCK_ENABLE_POS 24 |
| AnnaBridge | 125:2e9cc70d1897 | 165 | #define MXC_F_CLKMAN_CLK_CTRL_ADC_CLOCK_ENABLE ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_CLK_CTRL_ADC_CLOCK_ENABLE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 166 | |
| AnnaBridge | 125:2e9cc70d1897 | 167 | #define MXC_F_CLKMAN_INTFL_CRYPTO_STABLE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 168 | #define MXC_F_CLKMAN_INTFL_CRYPTO_STABLE ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_INTFL_CRYPTO_STABLE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 169 | |
| AnnaBridge | 125:2e9cc70d1897 | 170 | #define MXC_F_CLKMAN_INTEN_CRYPTO_STABLE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 171 | #define MXC_F_CLKMAN_INTEN_CRYPTO_STABLE ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_INTEN_CRYPTO_STABLE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 172 | |
| AnnaBridge | 125:2e9cc70d1897 | 173 | #define MXC_F_CLKMAN_TRIM_CALC_TRIM_CLK_SEL_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 174 | #define MXC_F_CLKMAN_TRIM_CALC_TRIM_CLK_SEL ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_TRIM_CALC_TRIM_CLK_SEL_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 175 | #define MXC_F_CLKMAN_TRIM_CALC_TRIM_CALC_START_POS 1 |
| AnnaBridge | 125:2e9cc70d1897 | 176 | #define MXC_F_CLKMAN_TRIM_CALC_TRIM_CALC_START ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_TRIM_CALC_TRIM_CALC_START_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 177 | #define MXC_F_CLKMAN_TRIM_CALC_TRIM_CALC_COMPLETED_POS 2 |
| AnnaBridge | 125:2e9cc70d1897 | 178 | #define MXC_F_CLKMAN_TRIM_CALC_TRIM_CALC_COMPLETED ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_TRIM_CALC_TRIM_CALC_COMPLETED_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 179 | #define MXC_F_CLKMAN_TRIM_CALC_TRIM_ENABLE_POS 3 |
| AnnaBridge | 125:2e9cc70d1897 | 180 | #define MXC_F_CLKMAN_TRIM_CALC_TRIM_ENABLE ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_TRIM_CALC_TRIM_ENABLE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 181 | #define MXC_F_CLKMAN_TRIM_CALC_TRIM_CALC_RESULTS_POS 16 |
| AnnaBridge | 125:2e9cc70d1897 | 182 | #define MXC_F_CLKMAN_TRIM_CALC_TRIM_CALC_RESULTS ((uint32_t)(0x000003FFUL << MXC_F_CLKMAN_TRIM_CALC_TRIM_CALC_RESULTS_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 183 | |
| AnnaBridge | 125:2e9cc70d1897 | 184 | #define MXC_F_CLKMAN_I2C_TIMER_CTRL_I2C_1MS_TIMER_EN_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 185 | #define MXC_F_CLKMAN_I2C_TIMER_CTRL_I2C_1MS_TIMER_EN ((uint32_t)(0x00000001UL << MXC_F_CLKMAN_I2C_TIMER_CTRL_I2C_1MS_TIMER_EN_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 186 | |
| AnnaBridge | 125:2e9cc70d1897 | 187 | #define MXC_F_CLKMAN_CM4_START_CLK_EN0_INTS_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 188 | #define MXC_F_CLKMAN_CM4_START_CLK_EN0_INTS ((uint32_t)(0xFFFFFFFFUL << MXC_F_CLKMAN_CM4_START_CLK_EN0_INTS_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 189 | |
| AnnaBridge | 125:2e9cc70d1897 | 190 | #define MXC_F_CLKMAN_CM4_START_CLK_EN1_INTS_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 191 | #define MXC_F_CLKMAN_CM4_START_CLK_EN1_INTS ((uint32_t)(0xFFFFFFFFUL << MXC_F_CLKMAN_CM4_START_CLK_EN1_INTS_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 192 | |
| AnnaBridge | 125:2e9cc70d1897 | 193 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 194 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 195 | |
| AnnaBridge | 125:2e9cc70d1897 | 196 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_1_SYNC_SYNC_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 197 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_1_SYNC_SYNC_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_1_SYNC_SYNC_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 198 | |
| AnnaBridge | 125:2e9cc70d1897 | 199 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_2_SPIX_SPIX_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 200 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_2_SPIX_SPIX_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_2_SPIX_SPIX_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 201 | |
| AnnaBridge | 125:2e9cc70d1897 | 202 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_3_PRNG_PRNG_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 203 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_3_PRNG_PRNG_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_3_PRNG_PRNG_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 204 | |
| AnnaBridge | 125:2e9cc70d1897 | 205 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_4_WDT0_WATCHDOG0_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 206 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_4_WDT0_WATCHDOG0_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_4_WDT0_WATCHDOG0_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 207 | |
| AnnaBridge | 125:2e9cc70d1897 | 208 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_5_WDT1_WATCHDOG1_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 209 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_5_WDT1_WATCHDOG1_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_5_WDT1_WATCHDOG1_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 210 | |
| AnnaBridge | 125:2e9cc70d1897 | 211 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_6_GPIO_GPIO_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 212 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_6_GPIO_GPIO_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_6_GPIO_GPIO_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 213 | |
| AnnaBridge | 125:2e9cc70d1897 | 214 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_7_PT_PULSE_TRAIN_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 215 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_7_PT_PULSE_TRAIN_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_7_PT_PULSE_TRAIN_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 216 | |
| AnnaBridge | 125:2e9cc70d1897 | 217 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_8_UART_UART_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 218 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_8_UART_UART_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_8_UART_UART_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 219 | |
| AnnaBridge | 125:2e9cc70d1897 | 220 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_9_I2CM_I2CM_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 221 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_9_I2CM_I2CM_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_9_I2CM_I2CM_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 222 | |
| AnnaBridge | 125:2e9cc70d1897 | 223 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_10_I2CS_I2CS_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 224 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_10_I2CS_I2CS_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_10_I2CS_I2CS_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 225 | |
| AnnaBridge | 125:2e9cc70d1897 | 226 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_11_SPI0_SPI0_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 227 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_11_SPI0_SPI0_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_11_SPI0_SPI0_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 228 | |
| AnnaBridge | 125:2e9cc70d1897 | 229 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_12_SPI1_SPI1_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 230 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_12_SPI1_SPI1_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_12_SPI1_SPI1_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 231 | |
| AnnaBridge | 125:2e9cc70d1897 | 232 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_13_SPI2_SPI2_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 233 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_13_SPI2_SPI2_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_13_SPI2_SPI2_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 234 | |
| AnnaBridge | 125:2e9cc70d1897 | 235 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_14_SPIB_SPIB_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 236 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_14_SPIB_SPIB_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_14_SPIB_SPIB_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 237 | |
| AnnaBridge | 125:2e9cc70d1897 | 238 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_15_OWM_OWM_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 239 | #define MXC_F_CLKMAN_SYS_CLK_CTRL_15_OWM_OWM_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_SYS_CLK_CTRL_15_OWM_OWM_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 240 | |
| AnnaBridge | 125:2e9cc70d1897 | 241 | #define MXC_F_CLKMAN_CRYPT_CLK_CTRL_0_AES_AES_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 242 | #define MXC_F_CLKMAN_CRYPT_CLK_CTRL_0_AES_AES_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_CRYPT_CLK_CTRL_0_AES_AES_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 243 | |
| AnnaBridge | 125:2e9cc70d1897 | 244 | #define MXC_F_CLKMAN_CRYPT_CLK_CTRL_1_MAA_MAA_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 245 | #define MXC_F_CLKMAN_CRYPT_CLK_CTRL_1_MAA_MAA_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_CRYPT_CLK_CTRL_1_MAA_MAA_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 246 | |
| AnnaBridge | 125:2e9cc70d1897 | 247 | #define MXC_F_CLKMAN_CRYPT_CLK_CTRL_2_PRNG_PRNG_CLK_SCALE_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 248 | #define MXC_F_CLKMAN_CRYPT_CLK_CTRL_2_PRNG_PRNG_CLK_SCALE ((uint32_t)(0x0000000FUL << MXC_F_CLKMAN_CRYPT_CLK_CTRL_2_PRNG_PRNG_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 249 | |
| AnnaBridge | 125:2e9cc70d1897 | 250 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_CM4_CLK_GATER_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 251 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_CM4_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_CM4_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 252 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_AHB32_CLK_GATER_POS 2 |
| AnnaBridge | 125:2e9cc70d1897 | 253 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_AHB32_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_AHB32_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 254 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_ICACHE_CLK_GATER_POS 4 |
| AnnaBridge | 125:2e9cc70d1897 | 255 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_ICACHE_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_ICACHE_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 256 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_FLASH_CLK_GATER_POS 6 |
| AnnaBridge | 125:2e9cc70d1897 | 257 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_FLASH_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_FLASH_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 258 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_SRAM_CLK_GATER_POS 8 |
| AnnaBridge | 125:2e9cc70d1897 | 259 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_SRAM_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_SRAM_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 260 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_APB_BRIDGE_CLK_GATER_POS 10 |
| AnnaBridge | 125:2e9cc70d1897 | 261 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_APB_BRIDGE_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_APB_BRIDGE_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 262 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_SYSMAN_CLK_GATER_POS 12 |
| AnnaBridge | 125:2e9cc70d1897 | 263 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_SYSMAN_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_SYSMAN_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 264 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_PTP_CLK_GATER_POS 14 |
| AnnaBridge | 125:2e9cc70d1897 | 265 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_PTP_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_PTP_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 266 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_SSB_MUX_CLK_GATER_POS 16 |
| AnnaBridge | 125:2e9cc70d1897 | 267 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_SSB_MUX_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_SSB_MUX_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 268 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_PAD_CLK_GATER_POS 18 |
| AnnaBridge | 125:2e9cc70d1897 | 269 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_PAD_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_PAD_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 270 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_SPIX_CLK_GATER_POS 20 |
| AnnaBridge | 125:2e9cc70d1897 | 271 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_SPIX_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_SPIX_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 272 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_PMU_CLK_GATER_POS 22 |
| AnnaBridge | 125:2e9cc70d1897 | 273 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_PMU_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_PMU_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 274 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_USB_CLK_GATER_POS 24 |
| AnnaBridge | 125:2e9cc70d1897 | 275 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_USB_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_USB_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 276 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_CRC_CLK_GATER_POS 26 |
| AnnaBridge | 125:2e9cc70d1897 | 277 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_CRC_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_CRC_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 278 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_TPU_CLK_GATER_POS 28 |
| AnnaBridge | 125:2e9cc70d1897 | 279 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_TPU_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_TPU_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 280 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_WATCHDOG0_CLK_GATER_POS 30 |
| AnnaBridge | 125:2e9cc70d1897 | 281 | #define MXC_F_CLKMAN_CLK_GATE_CTRL0_WATCHDOG0_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL0_WATCHDOG0_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 282 | |
| AnnaBridge | 125:2e9cc70d1897 | 283 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_WATCHDOG1_CLK_GATER_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 284 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_WATCHDOG1_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_WATCHDOG1_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 285 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_GPIO_CLK_GATER_POS 2 |
| AnnaBridge | 125:2e9cc70d1897 | 286 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_GPIO_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_GPIO_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 287 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER0_CLK_GATER_POS 4 |
| AnnaBridge | 125:2e9cc70d1897 | 288 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER0_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER0_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 289 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER1_CLK_GATER_POS 6 |
| AnnaBridge | 125:2e9cc70d1897 | 290 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER1_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER1_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 291 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER2_CLK_GATER_POS 8 |
| AnnaBridge | 125:2e9cc70d1897 | 292 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER2_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER2_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 293 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER3_CLK_GATER_POS 10 |
| AnnaBridge | 125:2e9cc70d1897 | 294 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER3_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER3_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 295 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER4_CLK_GATER_POS 12 |
| AnnaBridge | 125:2e9cc70d1897 | 296 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER4_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER4_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 297 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER5_CLK_GATER_POS 14 |
| AnnaBridge | 125:2e9cc70d1897 | 298 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER5_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_TIMER5_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 299 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_PULSETRAIN_CLK_GATER_POS 16 |
| AnnaBridge | 125:2e9cc70d1897 | 300 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_PULSETRAIN_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_PULSETRAIN_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 301 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_UART0_CLK_GATER_POS 18 |
| AnnaBridge | 125:2e9cc70d1897 | 302 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_UART0_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_UART0_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 303 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_UART1_CLK_GATER_POS 20 |
| AnnaBridge | 125:2e9cc70d1897 | 304 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_UART1_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_UART1_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 305 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_UART2_CLK_GATER_POS 22 |
| AnnaBridge | 125:2e9cc70d1897 | 306 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_UART2_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_UART2_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 307 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_UART3_CLK_GATER_POS 24 |
| AnnaBridge | 125:2e9cc70d1897 | 308 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_UART3_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_UART3_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 309 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_I2CM0_CLK_GATER_POS 26 |
| AnnaBridge | 125:2e9cc70d1897 | 310 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_I2CM0_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_I2CM0_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 311 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_I2CM1_CLK_GATER_POS 28 |
| AnnaBridge | 125:2e9cc70d1897 | 312 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_I2CM1_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_I2CM1_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 313 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_I2CM2_CLK_GATER_POS 30 |
| AnnaBridge | 125:2e9cc70d1897 | 314 | #define MXC_F_CLKMAN_CLK_GATE_CTRL1_I2CM2_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL1_I2CM2_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 315 | |
| AnnaBridge | 125:2e9cc70d1897 | 316 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_I2CS_CLK_GATER_POS 0 |
| AnnaBridge | 125:2e9cc70d1897 | 317 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_I2CS_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL2_I2CS_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 318 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI0_CLK_GATER_POS 2 |
| AnnaBridge | 125:2e9cc70d1897 | 319 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI0_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI0_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 320 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI1_CLK_GATER_POS 4 |
| AnnaBridge | 125:2e9cc70d1897 | 321 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI1_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI1_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 322 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI2_CLK_GATER_POS 6 |
| AnnaBridge | 125:2e9cc70d1897 | 323 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI2_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI2_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 324 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI_BRIDGE_CLK_GATER_POS 8 |
| AnnaBridge | 125:2e9cc70d1897 | 325 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI_BRIDGE_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL2_SPI_BRIDGE_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 326 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_OWM_CLK_GATER_POS 10 |
| AnnaBridge | 125:2e9cc70d1897 | 327 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_OWM_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL2_OWM_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 328 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_ADC_CLK_GATER_POS 12 |
| AnnaBridge | 125:2e9cc70d1897 | 329 | #define MXC_F_CLKMAN_CLK_GATE_CTRL2_ADC_CLK_GATER ((uint32_t)(0x00000003UL << MXC_F_CLKMAN_CLK_GATE_CTRL2_ADC_CLK_GATER_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 330 | |
| AnnaBridge | 125:2e9cc70d1897 | 331 | |
| AnnaBridge | 125:2e9cc70d1897 | 332 | |
| AnnaBridge | 125:2e9cc70d1897 | 333 | /* |
| AnnaBridge | 125:2e9cc70d1897 | 334 | Field values and shifted values for module CLKMAN. |
| AnnaBridge | 125:2e9cc70d1897 | 335 | */ |
| AnnaBridge | 125:2e9cc70d1897 | 336 | |
| AnnaBridge | 125:2e9cc70d1897 | 337 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_8_CLOCKS ((uint32_t)(0x00000000UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 338 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_9_CLOCKS ((uint32_t)(0x00000001UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 339 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_10_CLOCKS ((uint32_t)(0x00000002UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 340 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_11_CLOCKS ((uint32_t)(0x00000003UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 341 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_12_CLOCKS ((uint32_t)(0x00000004UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 342 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_13_CLOCKS ((uint32_t)(0x00000005UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 343 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_14_CLOCKS ((uint32_t)(0x00000006UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 344 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_15_CLOCKS ((uint32_t)(0x00000007UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 345 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_16_CLOCKS ((uint32_t)(0x00000008UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 346 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_17_CLOCKS ((uint32_t)(0x00000009UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 347 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_18_CLOCKS ((uint32_t)(0x0000000AUL)) |
| AnnaBridge | 125:2e9cc70d1897 | 348 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_19_CLOCKS ((uint32_t)(0x0000000BUL)) |
| AnnaBridge | 125:2e9cc70d1897 | 349 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_20_CLOCKS ((uint32_t)(0x0000000CUL)) |
| AnnaBridge | 125:2e9cc70d1897 | 350 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_21_CLOCKS ((uint32_t)(0x0000000DUL)) |
| AnnaBridge | 125:2e9cc70d1897 | 351 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_22_CLOCKS ((uint32_t)(0x0000000EUL)) |
| AnnaBridge | 125:2e9cc70d1897 | 352 | #define MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_23_CLOCKS ((uint32_t)(0x0000000FUL)) |
| AnnaBridge | 125:2e9cc70d1897 | 353 | |
| AnnaBridge | 125:2e9cc70d1897 | 354 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_8_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_8_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 355 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_9_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_9_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 356 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_10_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_10_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 357 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_11_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_11_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 358 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_12_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_12_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 359 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_13_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_13_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 360 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_14_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_14_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 361 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_15_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_15_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 362 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_16_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_16_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 363 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_17_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_17_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 364 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_18_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_18_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 365 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_19_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_19_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 366 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_20_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_20_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 367 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_21_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_21_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 368 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_22_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_22_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 369 | #define MXC_S_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_23_CLOCKS ((uint32_t)(MXC_V_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_2_EXP_23_CLOCKS << MXC_F_CLKMAN_CLK_CONFIG_CRYPTO_STABILITY_COUNT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 370 | |
| AnnaBridge | 125:2e9cc70d1897 | 371 | #define MXC_V_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT_96MHZ_RO_DIV_2 ((uint32_t)(0x00000000UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 372 | #define MXC_V_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT_96MHZ_RO ((uint32_t)(0x00000001UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 373 | |
| AnnaBridge | 125:2e9cc70d1897 | 374 | #define MXC_S_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT_96MHZ_RO_DIV_2 ((uint32_t)(MXC_V_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT_96MHZ_RO_DIV_2 << MXC_F_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 375 | #define MXC_S_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT_96MHZ_RO ((uint32_t)(MXC_V_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT_96MHZ_RO << MXC_F_CLKMAN_CLK_CTRL_SYSTEM_SOURCE_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 376 | |
| AnnaBridge | 125:2e9cc70d1897 | 377 | #define MXC_V_CLKMAN_WDT0_CLOCK_SELECT_SCALED_SYS_CLK_CTRL_4_WDT0 ((uint32_t)(0x00000000UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 378 | #define MXC_V_CLKMAN_WDT0_CLOCK_SELECT_32KHZ_RTC_OSCILLATOR ((uint32_t)(0x00000001UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 379 | #define MXC_V_CLKMAN_WDT0_CLOCK_SELECT_96MHZ_OSCILLATOR ((uint32_t)(0x00000002UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 380 | #define MXC_V_CLKMAN_WDT0_CLOCK_SELECT_NANO_RING_OSCILLATOR ((uint32_t)(0x00000003UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 381 | |
| AnnaBridge | 125:2e9cc70d1897 | 382 | #define MXC_S_CLKMAN_WDT0_CLOCK_SELECT_SCALED_SYS_CLK_CTRL_4_WDT0 ((uint32_t)(MXC_V_CLKMAN_WDT0_CLOCK_SELECT_SCALED_SYS_CLK_CTRL_4_WDT0 << MXC_F_CLKMAN_CLK_CTRL_WDT0_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 383 | #define MXC_S_CLKMAN_WDT0_CLOCK_SELECT_32KHZ_RTC_OSCILLATOR ((uint32_t)(MXC_V_CLKMAN_WDT0_CLOCK_SELECT_32KHZ_RTC_OSCILLATOR << MXC_F_CLKMAN_CLK_CTRL_WDT0_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 384 | #define MXC_S_CLKMAN_WDT0_CLOCK_SELECT_96MHZ_OSCILLATOR ((uint32_t)(MXC_V_CLKMAN_WDT0_CLOCK_SELECT_96MHZ_OSCILLATOR << MXC_F_CLKMAN_CLK_CTRL_WDT0_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 385 | #define MXC_S_CLKMAN_WDT0_CLOCK_SELECT_NANO_RING_OSCILLATOR ((uint32_t)(MXC_V_CLKMAN_WDT0_CLOCK_SELECT_NANO_RING_OSCILLATOR << MXC_F_CLKMAN_CLK_CTRL_WDT0_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 386 | |
| AnnaBridge | 125:2e9cc70d1897 | 387 | #define MXC_V_CLKMAN_WDT1_CLOCK_SELECT_SCALED_SYS_CLK_CTRL_4_WDT1 ((uint32_t)(0x00000000UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 388 | #define MXC_V_CLKMAN_WDT1_CLOCK_SELECT_32KHZ_RTC_OSCILLATOR ((uint32_t)(0x00000001UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 389 | #define MXC_V_CLKMAN_WDT1_CLOCK_SELECT_96MHZ_OSCILLATOR ((uint32_t)(0x00000002UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 390 | #define MXC_V_CLKMAN_WDT1_CLOCK_SELECT_NANO_RING_OSCILLATOR ((uint32_t)(0x00000003UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 391 | |
| AnnaBridge | 125:2e9cc70d1897 | 392 | #define MXC_S_CLKMAN_WDT1_CLOCK_SELECT_SCALED_SYS_CLK_CTRL_4_WDT1 ((uint32_t)(MXC_V_CLKMAN_WDT1_CLOCK_SELECT_SCALED_SYS_CLK_CTRL_4_WDT1 << MXC_F_CLKMAN_CLK_CTRL_WDT1_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 393 | #define MXC_S_CLKMAN_WDT1_CLOCK_SELECT_32KHZ_RTC_OSCILLATOR ((uint32_t)(MXC_V_CLKMAN_WDT1_CLOCK_SELECT_32KHZ_RTC_OSCILLATOR << MXC_F_CLKMAN_CLK_CTRL_WDT1_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 394 | #define MXC_S_CLKMAN_WDT1_CLOCK_SELECT_96MHZ_OSCILLATOR ((uint32_t)(MXC_V_CLKMAN_WDT1_CLOCK_SELECT_96MHZ_OSCILLATOR << MXC_F_CLKMAN_CLK_CTRL_WDT1_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 395 | #define MXC_S_CLKMAN_WDT1_CLOCK_SELECT_NANO_RING_OSCILLATOR ((uint32_t)(MXC_V_CLKMAN_WDT1_CLOCK_SELECT_NANO_RING_OSCILLATOR << MXC_F_CLKMAN_CLK_CTRL_WDT1_CLOCK_SELECT_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 396 | |
| AnnaBridge | 125:2e9cc70d1897 | 397 | #define MXC_V_CLKMAN_CLK_SCALE_DISABLED ((uint32_t)(0x00000000UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 398 | #define MXC_V_CLKMAN_CLK_SCALE_DIV_1 ((uint32_t)(0x00000001UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 399 | #define MXC_V_CLKMAN_CLK_SCALE_DIV_2 ((uint32_t)(0x00000002UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 400 | #define MXC_V_CLKMAN_CLK_SCALE_DIV_4 ((uint32_t)(0x00000003UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 401 | #define MXC_V_CLKMAN_CLK_SCALE_DIV_8 ((uint32_t)(0x00000004UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 402 | #define MXC_V_CLKMAN_CLK_SCALE_DIV_16 ((uint32_t)(0x00000005UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 403 | #define MXC_V_CLKMAN_CLK_SCALE_DIV_32 ((uint32_t)(0x00000006UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 404 | #define MXC_V_CLKMAN_CLK_SCALE_DIV_64 ((uint32_t)(0x00000007UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 405 | #define MXC_V_CLKMAN_CLK_SCALE_DIV_128 ((uint32_t)(0x00000008UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 406 | #define MXC_V_CLKMAN_CLK_SCALE_DIV_256 ((uint32_t)(0x00000009UL)) |
| AnnaBridge | 125:2e9cc70d1897 | 407 | |
| AnnaBridge | 125:2e9cc70d1897 | 408 | #define MXC_S_CLKMAN_CLK_SCALE_DISABLED ((uint32_t)(MXC_V_CLKMAN_CLK_SCALE_DISABLED << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 409 | #define MXC_S_CLKMAN_CLK_SCALE_DIV_1 ((uint32_t)(MXC_V_CLKMAN_CLK_SCALE_DIV_1 << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 410 | #define MXC_S_CLKMAN_CLK_SCALE_DIV_2 ((uint32_t)(MXC_V_CLKMAN_CLK_SCALE_DIV_2 << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 411 | #define MXC_S_CLKMAN_CLK_SCALE_DIV_4 ((uint32_t)(MXC_V_CLKMAN_CLK_SCALE_DIV_4 << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 412 | #define MXC_S_CLKMAN_CLK_SCALE_DIV_8 ((uint32_t)(MXC_V_CLKMAN_CLK_SCALE_DIV_8 << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 413 | #define MXC_S_CLKMAN_CLK_SCALE_DIV_16 ((uint32_t)(MXC_V_CLKMAN_CLK_SCALE_DIV_16 << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 414 | #define MXC_S_CLKMAN_CLK_SCALE_DIV_32 ((uint32_t)(MXC_V_CLKMAN_CLK_SCALE_DIV_32 << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 415 | #define MXC_S_CLKMAN_CLK_SCALE_DIV_64 ((uint32_t)(MXC_V_CLKMAN_CLK_SCALE_DIV_64 << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 416 | #define MXC_S_CLKMAN_CLK_SCALE_DIV_128 ((uint32_t)(MXC_V_CLKMAN_CLK_SCALE_DIV_128 << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 417 | #define MXC_S_CLKMAN_CLK_SCALE_DIV_256 ((uint32_t)(MXC_V_CLKMAN_CLK_SCALE_DIV_256 << MXC_F_CLKMAN_SYS_CLK_CTRL_0_CM4_CM4_CLK_SCALE_POS)) |
| AnnaBridge | 125:2e9cc70d1897 | 418 | |
| AnnaBridge | 125:2e9cc70d1897 | 419 | |
| AnnaBridge | 125:2e9cc70d1897 | 420 | |
| AnnaBridge | 125:2e9cc70d1897 | 421 | #ifdef __cplusplus |
| AnnaBridge | 125:2e9cc70d1897 | 422 | } |
| AnnaBridge | 125:2e9cc70d1897 | 423 | #endif |
| AnnaBridge | 125:2e9cc70d1897 | 424 | |
| AnnaBridge | 125:2e9cc70d1897 | 425 | #endif /* _MXC_CLKMAN_REGS_H_ */ |
| AnnaBridge | 125:2e9cc70d1897 | 426 |