User | Revision | Line number | New contents of line |
jp |
0:cf255d2aa92f
|
1
|
/*
|
jp |
2:98b11b7dd7b2
|
2
|
* Copyright or � or Copr. 2010, Thomas SOETE
|
jp |
0:cf255d2aa92f
|
3
|
*
|
jp |
0:cf255d2aa92f
|
4
|
* Author e-mail: thomas@soete.org
|
jp |
0:cf255d2aa92f
|
5
|
* Library website : http://mbed.org/users/Alkorin/libraries/SimpleLib/
|
jp |
0:cf255d2aa92f
|
6
|
*
|
jp |
0:cf255d2aa92f
|
7
|
* This software is governed by the CeCILL license under French law and
|
jp |
0:cf255d2aa92f
|
8
|
* abiding by the rules of distribution of free software. You can use,
|
jp |
0:cf255d2aa92f
|
9
|
* modify and/ or redistribute the software under the terms of the CeCILL
|
jp |
0:cf255d2aa92f
|
10
|
* license as circulated by CEA, CNRS and INRIA at the following URL
|
jp |
0:cf255d2aa92f
|
11
|
* "http://www.cecill.info".
|
jp |
0:cf255d2aa92f
|
12
|
*
|
jp |
0:cf255d2aa92f
|
13
|
* As a counterpart to the access to the source code and rights to copy,
|
jp |
0:cf255d2aa92f
|
14
|
* modify and redistribute granted by the license, users are provided only
|
jp |
0:cf255d2aa92f
|
15
|
* with a limited warranty and the software's author, the holder of the
|
jp |
0:cf255d2aa92f
|
16
|
* economic rights, and the successive licensors have only limited
|
jp |
0:cf255d2aa92f
|
17
|
* liability.
|
jp |
0:cf255d2aa92f
|
18
|
*
|
jp |
0:cf255d2aa92f
|
19
|
* In this respect, the user's attention is drawn to the risks associated
|
jp |
0:cf255d2aa92f
|
20
|
* with loading, using, modifying and/or developing or reproducing the
|
jp |
0:cf255d2aa92f
|
21
|
* software by the user in light of its specific status of free software,
|
jp |
0:cf255d2aa92f
|
22
|
* that may mean that it is complicated to manipulate, and that also
|
jp |
0:cf255d2aa92f
|
23
|
* therefore means that it is reserved for developers and experienced
|
jp |
0:cf255d2aa92f
|
24
|
* professionals having in-depth computer knowledge. Users are therefore
|
jp |
0:cf255d2aa92f
|
25
|
* encouraged to load and test the software's suitability as regards their
|
jp |
0:cf255d2aa92f
|
26
|
* requirements in conditions enabling the security of their systems and/or
|
jp |
0:cf255d2aa92f
|
27
|
* data to be ensured and, more generally, to use and operate it in the
|
jp |
0:cf255d2aa92f
|
28
|
* same conditions as regards security.
|
jp |
0:cf255d2aa92f
|
29
|
*
|
jp |
0:cf255d2aa92f
|
30
|
* The fact that you are presently reading this means that you have had
|
jp |
0:cf255d2aa92f
|
31
|
* knowledge of the CeCILL license and that you accept its terms.
|
jp |
0:cf255d2aa92f
|
32
|
*/
|
jp |
0:cf255d2aa92f
|
33
|
|
jp |
0:cf255d2aa92f
|
34
|
#ifndef __SIMPLELIB_INTERRUPTS_H__
|
jp |
0:cf255d2aa92f
|
35
|
#define __SIMPLELIB_INTERRUPTS_H__
|
jp |
0:cf255d2aa92f
|
36
|
|
jp |
0:cf255d2aa92f
|
37
|
#include "mbed_globals.h"
|
jp |
0:cf255d2aa92f
|
38
|
|
jp |
0:cf255d2aa92f
|
39
|
/** Interrupt Managment **/
|
jp |
0:cf255d2aa92f
|
40
|
#define ENABLE_INTERRUPT(intr) NVIC_EnableIRQ(intr)
|
jp |
0:cf255d2aa92f
|
41
|
#define DISABLE_INTERRUPT(intr) NVIC_DisableIRQ(intr)
|
jp |
0:cf255d2aa92f
|
42
|
|
jp |
0:cf255d2aa92f
|
43
|
#if defined ( __CC_ARM )
|
jp |
0:cf255d2aa92f
|
44
|
#define __IRQ __irq
|
jp |
0:cf255d2aa92f
|
45
|
#elif defined ( __GNUC__ )
|
jp |
0:cf255d2aa92f
|
46
|
#define __IRQ __attribute__((interrupt("IRQ")))
|
jp |
0:cf255d2aa92f
|
47
|
#endif
|
jp |
0:cf255d2aa92f
|
48
|
|
jp |
0:cf255d2aa92f
|
49
|
/* Interrupts names
|
jp |
0:cf255d2aa92f
|
50
|
* WDT_IRQn Watchdog Timer Interrupt
|
jp |
0:cf255d2aa92f
|
51
|
* TIMER0_IRQn Timer0 Interrupt
|
jp |
0:cf255d2aa92f
|
52
|
* TIMER1_IRQn Timer1 Interrupt
|
jp |
0:cf255d2aa92f
|
53
|
* TIMER2_IRQn Timer2 Interrupt
|
jp |
0:cf255d2aa92f
|
54
|
* TIMER3_IRQn Timer3 Interrupt
|
jp |
0:cf255d2aa92f
|
55
|
* UART0_IRQn UART0 Interrupt
|
jp |
0:cf255d2aa92f
|
56
|
* UART1_IRQn UART1 Interrupt
|
jp |
0:cf255d2aa92f
|
57
|
* UART2_IRQn UART2 Interrupt
|
jp |
0:cf255d2aa92f
|
58
|
* UART3_IRQn UART3 Interrupt
|
jp |
0:cf255d2aa92f
|
59
|
* PWM1_IRQn PWM1 Interrupt
|
jp |
0:cf255d2aa92f
|
60
|
* I2C0_IRQn I2C0 Interrupt
|
jp |
0:cf255d2aa92f
|
61
|
* I2C1_IRQn I2C1 Interrupt
|
jp |
0:cf255d2aa92f
|
62
|
* I2C2_IRQn I2C2 Interrupt
|
jp |
0:cf255d2aa92f
|
63
|
* SPI_IRQn SPI Interrupt
|
jp |
0:cf255d2aa92f
|
64
|
* SSP0_IRQn SSP0 Interrupt
|
jp |
0:cf255d2aa92f
|
65
|
* SSP1_IRQn SSP1 Interrupt
|
jp |
0:cf255d2aa92f
|
66
|
* PLL0_IRQn PLL0 Lock (Main PLL) Interrupt
|
jp |
0:cf255d2aa92f
|
67
|
* RTC_IRQn Real Time Clock Interrupt
|
jp |
0:cf255d2aa92f
|
68
|
* EINT0_IRQn External Interrupt 0 Interrupt
|
jp |
0:cf255d2aa92f
|
69
|
* EINT1_IRQn External Interrupt 1 Interrupt
|
jp |
0:cf255d2aa92f
|
70
|
* EINT2_IRQn External Interrupt 2 Interrupt
|
jp |
0:cf255d2aa92f
|
71
|
* EINT3_IRQn External Interrupt 3 Interrupt
|
jp |
0:cf255d2aa92f
|
72
|
* ADC_IRQn A/D Converter Interrupt
|
jp |
0:cf255d2aa92f
|
73
|
* BOD_IRQn Brown-Out Detect Interrupt
|
jp |
0:cf255d2aa92f
|
74
|
* USB_IRQn USB Interrupt
|
jp |
0:cf255d2aa92f
|
75
|
* CAN_IRQn CAN Interrupt
|
jp |
0:cf255d2aa92f
|
76
|
* DMA_IRQn General Purpose DMA Interrupt
|
jp |
0:cf255d2aa92f
|
77
|
* I2S_IRQn I2S Interrupt
|
jp |
0:cf255d2aa92f
|
78
|
* ENET_IRQn Ethernet Interrupt
|
jp |
0:cf255d2aa92f
|
79
|
* RIT_IRQn Repetitive Interrupt Timer Interrupt
|
jp |
0:cf255d2aa92f
|
80
|
* MCPWM_IRQn Motor Control PWM Interrupt
|
jp |
0:cf255d2aa92f
|
81
|
* QEI_IRQn Quadrature Encoder Interface Interrupt
|
jp |
0:cf255d2aa92f
|
82
|
* PLL1_IRQn PLL1 Lock (USB PLL) Interrupt
|
jp |
0:cf255d2aa92f
|
83
|
*/
|
jp |
0:cf255d2aa92f
|
84
|
|
jp |
0:cf255d2aa92f
|
85
|
/* Default interrupt handlers
|
jp |
0:cf255d2aa92f
|
86
|
* WDT_IRQHandler
|
jp |
0:cf255d2aa92f
|
87
|
* TIMER0_IRQHandler
|
jp |
0:cf255d2aa92f
|
88
|
* TIMER1_IRQHandler
|
jp |
0:cf255d2aa92f
|
89
|
* TIMER2_IRQHandler
|
jp |
0:cf255d2aa92f
|
90
|
* TIMER3_IRQHandler
|
jp |
0:cf255d2aa92f
|
91
|
* UART0_IRQHandler
|
jp |
0:cf255d2aa92f
|
92
|
* UART1_IRQHandler
|
jp |
0:cf255d2aa92f
|
93
|
* UART2_IRQHandler
|
jp |
0:cf255d2aa92f
|
94
|
* UART3_IRQHandler
|
jp |
0:cf255d2aa92f
|
95
|
* PWM1_IRQHandler
|
jp |
0:cf255d2aa92f
|
96
|
* I2C0_IRQHandler
|
jp |
0:cf255d2aa92f
|
97
|
* I2C1_IRQHandler
|
jp |
0:cf255d2aa92f
|
98
|
* I2C2_IRQHandler
|
jp |
0:cf255d2aa92f
|
99
|
* SPI_IRQHandler
|
jp |
0:cf255d2aa92f
|
100
|
* SSP0_IRQHandler
|
jp |
0:cf255d2aa92f
|
101
|
* SSP1_IRQHandler
|
jp |
0:cf255d2aa92f
|
102
|
* PLL0_IRQHandler
|
jp |
0:cf255d2aa92f
|
103
|
* RTC_IRQHandler
|
jp |
0:cf255d2aa92f
|
104
|
* EINT0_IRQHandler
|
jp |
0:cf255d2aa92f
|
105
|
* EINT1_IRQHandler
|
jp |
0:cf255d2aa92f
|
106
|
* EINT2_IRQHandler
|
jp |
0:cf255d2aa92f
|
107
|
* EINT3_IRQHandler
|
jp |
0:cf255d2aa92f
|
108
|
* ADC_IRQHandler
|
jp |
0:cf255d2aa92f
|
109
|
* BOD_IRQHandler
|
jp |
0:cf255d2aa92f
|
110
|
* USB_IRQHandler
|
jp |
0:cf255d2aa92f
|
111
|
* CAN_IRQHandler
|
jp |
0:cf255d2aa92f
|
112
|
* DMA_IRQHandler
|
jp |
0:cf255d2aa92f
|
113
|
* I2S_IRQHandler
|
jp |
0:cf255d2aa92f
|
114
|
* ENET_IRQHandler
|
jp |
0:cf255d2aa92f
|
115
|
* RIT_IRQHandler
|
jp |
0:cf255d2aa92f
|
116
|
* MCPWM_IRQHandler
|
jp |
0:cf255d2aa92f
|
117
|
* QEI_IRQHandler
|
jp |
0:cf255d2aa92f
|
118
|
* PLL1_IRQHandler
|
jp |
0:cf255d2aa92f
|
119
|
*/
|
jp |
0:cf255d2aa92f
|
120
|
|
jp |
0:cf255d2aa92f
|
121
|
#endif |