Jhon Plantikow / mbed

.

Dependents:   RTC

TARGET_NUCLEO_F072RB/stm32f0xx_hal_dma.h@0:88e313c910d0, 2015-08-13 (annotated)

Committer:
jhon309
Date:
Thu Aug 13 00:20:09 2015 +0000
Revision:
0:88e313c910d0
RTC Example

Who changed what in which revision?

UserRevisionLine numberNew contents of line
jhon309 0:88e313c910d0 1 /**
jhon309 0:88e313c910d0 2 ******************************************************************************
jhon309 0:88e313c910d0 3 * @file stm32f0xx_hal_dma.h
jhon309 0:88e313c910d0 4 * @author MCD Application Team
jhon309 0:88e313c910d0 5 * @version V1.2.0
jhon309 0:88e313c910d0 6 * @date 11-December-2014
jhon309 0:88e313c910d0 7 * @brief Header file of DMA HAL module.
jhon309 0:88e313c910d0 8 ******************************************************************************
jhon309 0:88e313c910d0 9 * @attention
jhon309 0:88e313c910d0 10 *
jhon309 0:88e313c910d0 11 * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
jhon309 0:88e313c910d0 12 *
jhon309 0:88e313c910d0 13 * Redistribution and use in source and binary forms, with or without modification,
jhon309 0:88e313c910d0 14 * are permitted provided that the following conditions are met:
jhon309 0:88e313c910d0 15 * 1. Redistributions of source code must retain the above copyright notice,
jhon309 0:88e313c910d0 16 * this list of conditions and the following disclaimer.
jhon309 0:88e313c910d0 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
jhon309 0:88e313c910d0 18 * this list of conditions and the following disclaimer in the documentation
jhon309 0:88e313c910d0 19 * and/or other materials provided with the distribution.
jhon309 0:88e313c910d0 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
jhon309 0:88e313c910d0 21 * may be used to endorse or promote products derived from this software
jhon309 0:88e313c910d0 22 * without specific prior written permission.
jhon309 0:88e313c910d0 23 *
jhon309 0:88e313c910d0 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
jhon309 0:88e313c910d0 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
jhon309 0:88e313c910d0 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
jhon309 0:88e313c910d0 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
jhon309 0:88e313c910d0 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
jhon309 0:88e313c910d0 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
jhon309 0:88e313c910d0 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
jhon309 0:88e313c910d0 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
jhon309 0:88e313c910d0 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
jhon309 0:88e313c910d0 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
jhon309 0:88e313c910d0 34 *
jhon309 0:88e313c910d0 35 ******************************************************************************
jhon309 0:88e313c910d0 36 */
jhon309 0:88e313c910d0 37
jhon309 0:88e313c910d0 38 /* Define to prevent recursive inclusion -------------------------------------*/
jhon309 0:88e313c910d0 39 #ifndef __STM32F0xx_HAL_DMA_H
jhon309 0:88e313c910d0 40 #define __STM32F0xx_HAL_DMA_H
jhon309 0:88e313c910d0 41
jhon309 0:88e313c910d0 42 #ifdef __cplusplus
jhon309 0:88e313c910d0 43 extern "C" {
jhon309 0:88e313c910d0 44 #endif
jhon309 0:88e313c910d0 45
jhon309 0:88e313c910d0 46 /* Includes ------------------------------------------------------------------*/
jhon309 0:88e313c910d0 47 #include "stm32f0xx_hal_def.h"
jhon309 0:88e313c910d0 48
jhon309 0:88e313c910d0 49 /** @addtogroup STM32F0xx_HAL_Driver
jhon309 0:88e313c910d0 50 * @{
jhon309 0:88e313c910d0 51 */
jhon309 0:88e313c910d0 52
jhon309 0:88e313c910d0 53 /** @addtogroup DMA
jhon309 0:88e313c910d0 54 * @{
jhon309 0:88e313c910d0 55 */
jhon309 0:88e313c910d0 56
jhon309 0:88e313c910d0 57 /* Exported types ------------------------------------------------------------*/
jhon309 0:88e313c910d0 58 /** @defgroup DMA_Exported_Types DMA Exported Types
jhon309 0:88e313c910d0 59 * @{
jhon309 0:88e313c910d0 60 */
jhon309 0:88e313c910d0 61
jhon309 0:88e313c910d0 62 /**
jhon309 0:88e313c910d0 63 * @brief DMA Configuration Structure definition
jhon309 0:88e313c910d0 64 */
jhon309 0:88e313c910d0 65 typedef struct
jhon309 0:88e313c910d0 66 {
jhon309 0:88e313c910d0 67 uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral,
jhon309 0:88e313c910d0 68 from memory to memory or from peripheral to memory.
jhon309 0:88e313c910d0 69 This parameter can be a value of @ref DMA_Data_transfer_direction */
jhon309 0:88e313c910d0 70
jhon309 0:88e313c910d0 71 uint32_t PeriphInc; /*!< Specifies whether the Peripheral address register should be incremented or not.
jhon309 0:88e313c910d0 72 This parameter can be a value of @ref DMA_Peripheral_incremented_mode */
jhon309 0:88e313c910d0 73
jhon309 0:88e313c910d0 74 uint32_t MemInc; /*!< Specifies whether the memory address register should be incremented or not.
jhon309 0:88e313c910d0 75 This parameter can be a value of @ref DMA_Memory_incremented_mode */
jhon309 0:88e313c910d0 76
jhon309 0:88e313c910d0 77 uint32_t PeriphDataAlignment; /*!< Specifies the Peripheral data width.
jhon309 0:88e313c910d0 78 This parameter can be a value of @ref DMA_Peripheral_data_size */
jhon309 0:88e313c910d0 79
jhon309 0:88e313c910d0 80 uint32_t MemDataAlignment; /*!< Specifies the Memory data width.
jhon309 0:88e313c910d0 81 This parameter can be a value of @ref DMA_Memory_data_size */
jhon309 0:88e313c910d0 82
jhon309 0:88e313c910d0 83 uint32_t Mode; /*!< Specifies the operation mode of the DMAy Channelx.
jhon309 0:88e313c910d0 84 This parameter can be a value of @ref DMA_mode
jhon309 0:88e313c910d0 85 @note The circular buffer mode cannot be used if the memory-to-memory
jhon309 0:88e313c910d0 86 data transfer is configured on the selected Channel */
jhon309 0:88e313c910d0 87
jhon309 0:88e313c910d0 88 uint32_t Priority; /*!< Specifies the software priority for the DMAy Channelx.
jhon309 0:88e313c910d0 89 This parameter can be a value of @ref DMA_Priority_level */
jhon309 0:88e313c910d0 90
jhon309 0:88e313c910d0 91 } DMA_InitTypeDef;
jhon309 0:88e313c910d0 92
jhon309 0:88e313c910d0 93 /**
jhon309 0:88e313c910d0 94 * @brief DMA Configuration enumeration values definition
jhon309 0:88e313c910d0 95 */
jhon309 0:88e313c910d0 96 typedef enum
jhon309 0:88e313c910d0 97 {
jhon309 0:88e313c910d0 98 DMA_MODE = 0, /*!< Control related DMA mode Parameter in DMA_InitTypeDef */
jhon309 0:88e313c910d0 99 DMA_PRIORITY = 1, /*!< Control related priority level Parameter in DMA_InitTypeDef */
jhon309 0:88e313c910d0 100
jhon309 0:88e313c910d0 101 } DMA_ControlTypeDef;
jhon309 0:88e313c910d0 102
jhon309 0:88e313c910d0 103 /**
jhon309 0:88e313c910d0 104 * @brief HAL DMA State structures definition
jhon309 0:88e313c910d0 105 */
jhon309 0:88e313c910d0 106 typedef enum
jhon309 0:88e313c910d0 107 {
jhon309 0:88e313c910d0 108 HAL_DMA_STATE_RESET = 0x00, /*!< DMA not yet initialized or disabled */
jhon309 0:88e313c910d0 109 HAL_DMA_STATE_READY = 0x01, /*!< DMA process success and ready for use */
jhon309 0:88e313c910d0 110 HAL_DMA_STATE_READY_HALF = 0x11, /*!< DMA Half process success */
jhon309 0:88e313c910d0 111 HAL_DMA_STATE_BUSY = 0x02, /*!< DMA process is ongoing */
jhon309 0:88e313c910d0 112 HAL_DMA_STATE_TIMEOUT = 0x03, /*!< DMA timeout state */
jhon309 0:88e313c910d0 113 HAL_DMA_STATE_ERROR = 0x04, /*!< DMA error state */
jhon309 0:88e313c910d0 114
jhon309 0:88e313c910d0 115 }HAL_DMA_StateTypeDef;
jhon309 0:88e313c910d0 116
jhon309 0:88e313c910d0 117 /**
jhon309 0:88e313c910d0 118 * @brief HAL DMA Error Code structure definition
jhon309 0:88e313c910d0 119 */
jhon309 0:88e313c910d0 120 typedef enum
jhon309 0:88e313c910d0 121 {
jhon309 0:88e313c910d0 122 HAL_DMA_FULL_TRANSFER = 0x00, /*!< Full transfer */
jhon309 0:88e313c910d0 123 HAL_DMA_HALF_TRANSFER = 0x01, /*!< Half Transfer */
jhon309 0:88e313c910d0 124
jhon309 0:88e313c910d0 125 }HAL_DMA_LevelCompleteTypeDef;
jhon309 0:88e313c910d0 126
jhon309 0:88e313c910d0 127
jhon309 0:88e313c910d0 128 /**
jhon309 0:88e313c910d0 129 * @brief DMA handle Structure definition
jhon309 0:88e313c910d0 130 */
jhon309 0:88e313c910d0 131 typedef struct __DMA_HandleTypeDef
jhon309 0:88e313c910d0 132 {
jhon309 0:88e313c910d0 133 DMA_Channel_TypeDef *Instance; /*!< Register base address */
jhon309 0:88e313c910d0 134
jhon309 0:88e313c910d0 135 DMA_InitTypeDef Init; /*!< DMA communication parameters */
jhon309 0:88e313c910d0 136
jhon309 0:88e313c910d0 137 HAL_LockTypeDef Lock; /*!< DMA locking object */
jhon309 0:88e313c910d0 138
jhon309 0:88e313c910d0 139 HAL_DMA_StateTypeDef State; /*!< DMA transfer state */
jhon309 0:88e313c910d0 140
jhon309 0:88e313c910d0 141 void *Parent; /*!< Parent object state */
jhon309 0:88e313c910d0 142
jhon309 0:88e313c910d0 143 void (* XferCpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer complete callback */
jhon309 0:88e313c910d0 144
jhon309 0:88e313c910d0 145 void (* XferHalfCpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA Half transfer complete callback */
jhon309 0:88e313c910d0 146
jhon309 0:88e313c910d0 147 void (* XferErrorCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer error callback */
jhon309 0:88e313c910d0 148
jhon309 0:88e313c910d0 149 __IO uint32_t ErrorCode; /*!< DMA Error code */
jhon309 0:88e313c910d0 150
jhon309 0:88e313c910d0 151 } DMA_HandleTypeDef;
jhon309 0:88e313c910d0 152 /**
jhon309 0:88e313c910d0 153 * @}
jhon309 0:88e313c910d0 154 */
jhon309 0:88e313c910d0 155
jhon309 0:88e313c910d0 156 /* Exported constants --------------------------------------------------------*/
jhon309 0:88e313c910d0 157 /** @defgroup DMA_Exported_Constants DMA Exported Constants
jhon309 0:88e313c910d0 158 * @{
jhon309 0:88e313c910d0 159 */
jhon309 0:88e313c910d0 160
jhon309 0:88e313c910d0 161 /** @defgroup DMA_Error_Code DMA Error Code
jhon309 0:88e313c910d0 162 * @{
jhon309 0:88e313c910d0 163 */
jhon309 0:88e313c910d0 164 #define HAL_DMA_ERROR_NONE ((uint32_t)0x00000000) /*!< No error */
jhon309 0:88e313c910d0 165 #define HAL_DMA_ERROR_TE ((uint32_t)0x00000001) /*!< Transfer error */
jhon309 0:88e313c910d0 166 #define HAL_DMA_ERROR_TIMEOUT ((uint32_t)0x00000020) /*!< Timeout error */
jhon309 0:88e313c910d0 167 /**
jhon309 0:88e313c910d0 168 * @}
jhon309 0:88e313c910d0 169 */
jhon309 0:88e313c910d0 170
jhon309 0:88e313c910d0 171 /** @defgroup DMA_Data_transfer_direction DMA Data transfer direction
jhon309 0:88e313c910d0 172 * @{
jhon309 0:88e313c910d0 173 */
jhon309 0:88e313c910d0 174 #define DMA_PERIPH_TO_MEMORY ((uint32_t)0x00000000) /*!< Peripheral to memory direction */
jhon309 0:88e313c910d0 175 #define DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_CCR_DIR) /*!< Memory to peripheral direction */
jhon309 0:88e313c910d0 176 #define DMA_MEMORY_TO_MEMORY ((uint32_t)(DMA_CCR_MEM2MEM)) /*!< Memory to memory direction */
jhon309 0:88e313c910d0 177
jhon309 0:88e313c910d0 178 #define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \
jhon309 0:88e313c910d0 179 ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || \
jhon309 0:88e313c910d0 180 ((DIRECTION) == DMA_MEMORY_TO_MEMORY))
jhon309 0:88e313c910d0 181 /**
jhon309 0:88e313c910d0 182 * @}
jhon309 0:88e313c910d0 183 */
jhon309 0:88e313c910d0 184
jhon309 0:88e313c910d0 185 /** @defgroup DMA_Data_buffer_size DMA Data buffer size
jhon309 0:88e313c910d0 186 * @{
jhon309 0:88e313c910d0 187 */
jhon309 0:88e313c910d0 188 #define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000))
jhon309 0:88e313c910d0 189 /**
jhon309 0:88e313c910d0 190 * @}
jhon309 0:88e313c910d0 191 */
jhon309 0:88e313c910d0 192
jhon309 0:88e313c910d0 193 /** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode
jhon309 0:88e313c910d0 194 * @{
jhon309 0:88e313c910d0 195 */
jhon309 0:88e313c910d0 196 #define DMA_PINC_ENABLE ((uint32_t)DMA_CCR_PINC) /*!< Peripheral increment mode Enable */
jhon309 0:88e313c910d0 197 #define DMA_PINC_DISABLE ((uint32_t)0x00000000) /*!< Peripheral increment mode Disable */
jhon309 0:88e313c910d0 198
jhon309 0:88e313c910d0 199 #define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \
jhon309 0:88e313c910d0 200 ((STATE) == DMA_PINC_DISABLE))
jhon309 0:88e313c910d0 201 /**
jhon309 0:88e313c910d0 202 * @}
jhon309 0:88e313c910d0 203 */
jhon309 0:88e313c910d0 204
jhon309 0:88e313c910d0 205 /** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode
jhon309 0:88e313c910d0 206 * @{
jhon309 0:88e313c910d0 207 */
jhon309 0:88e313c910d0 208 #define DMA_MINC_ENABLE ((uint32_t)DMA_CCR_MINC) /*!< Memory increment mode Enable */
jhon309 0:88e313c910d0 209 #define DMA_MINC_DISABLE ((uint32_t)0x00000000) /*!< Memory increment mode Disable */
jhon309 0:88e313c910d0 210
jhon309 0:88e313c910d0 211 #define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || \
jhon309 0:88e313c910d0 212 ((STATE) == DMA_MINC_DISABLE))
jhon309 0:88e313c910d0 213 /**
jhon309 0:88e313c910d0 214 * @}
jhon309 0:88e313c910d0 215 */
jhon309 0:88e313c910d0 216
jhon309 0:88e313c910d0 217 /** @defgroup DMA_Peripheral_data_size DMA Peripheral data size
jhon309 0:88e313c910d0 218 * @{
jhon309 0:88e313c910d0 219 */
jhon309 0:88e313c910d0 220 #define DMA_PDATAALIGN_BYTE ((uint32_t)0x00000000) /*!< Peripheral data alignment : Byte */
jhon309 0:88e313c910d0 221 #define DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_CCR_PSIZE_0) /*!< Peripheral data alignment : HalfWord */
jhon309 0:88e313c910d0 222 #define DMA_PDATAALIGN_WORD ((uint32_t)DMA_CCR_PSIZE_1) /*!< Peripheral data alignment : Word */
jhon309 0:88e313c910d0 223
jhon309 0:88e313c910d0 224 #define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || \
jhon309 0:88e313c910d0 225 ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \
jhon309 0:88e313c910d0 226 ((SIZE) == DMA_PDATAALIGN_WORD))
jhon309 0:88e313c910d0 227 /**
jhon309 0:88e313c910d0 228 * @}
jhon309 0:88e313c910d0 229 */
jhon309 0:88e313c910d0 230
jhon309 0:88e313c910d0 231
jhon309 0:88e313c910d0 232 /** @defgroup DMA_Memory_data_size DMA Memory data size
jhon309 0:88e313c910d0 233 * @{
jhon309 0:88e313c910d0 234 */
jhon309 0:88e313c910d0 235 #define DMA_MDATAALIGN_BYTE ((uint32_t)0x00000000) /*!< Memory data alignment : Byte */
jhon309 0:88e313c910d0 236 #define DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_CCR_MSIZE_0) /*!< Memory data alignment : HalfWord */
jhon309 0:88e313c910d0 237 #define DMA_MDATAALIGN_WORD ((uint32_t)DMA_CCR_MSIZE_1) /*!< Memory data alignment : Word */
jhon309 0:88e313c910d0 238
jhon309 0:88e313c910d0 239 #define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || \
jhon309 0:88e313c910d0 240 ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \
jhon309 0:88e313c910d0 241 ((SIZE) == DMA_MDATAALIGN_WORD ))
jhon309 0:88e313c910d0 242 /**
jhon309 0:88e313c910d0 243 * @}
jhon309 0:88e313c910d0 244 */
jhon309 0:88e313c910d0 245
jhon309 0:88e313c910d0 246 /** @defgroup DMA_mode DMA mode
jhon309 0:88e313c910d0 247 * @{
jhon309 0:88e313c910d0 248 */
jhon309 0:88e313c910d0 249 #define DMA_NORMAL ((uint32_t)0x00000000) /*!< Normal Mode */
jhon309 0:88e313c910d0 250 #define DMA_CIRCULAR ((uint32_t)DMA_CCR_CIRC) /*!< Circular Mode */
jhon309 0:88e313c910d0 251
jhon309 0:88e313c910d0 252 #define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || \
jhon309 0:88e313c910d0 253 ((MODE) == DMA_CIRCULAR))
jhon309 0:88e313c910d0 254 /**
jhon309 0:88e313c910d0 255 * @}
jhon309 0:88e313c910d0 256 */
jhon309 0:88e313c910d0 257
jhon309 0:88e313c910d0 258 /** @defgroup DMA_Priority_level DMA Priority level
jhon309 0:88e313c910d0 259 * @{
jhon309 0:88e313c910d0 260 */
jhon309 0:88e313c910d0 261 #define DMA_PRIORITY_LOW ((uint32_t)0x00000000) /*!< Priority level : Low */
jhon309 0:88e313c910d0 262 #define DMA_PRIORITY_MEDIUM ((uint32_t)DMA_CCR_PL_0) /*!< Priority level : Medium */
jhon309 0:88e313c910d0 263 #define DMA_PRIORITY_HIGH ((uint32_t)DMA_CCR_PL_1) /*!< Priority level : High */
jhon309 0:88e313c910d0 264 #define DMA_PRIORITY_VERY_HIGH ((uint32_t)DMA_CCR_PL) /*!< Priority level : Very_High */
jhon309 0:88e313c910d0 265
jhon309 0:88e313c910d0 266 #define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || \
jhon309 0:88e313c910d0 267 ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \
jhon309 0:88e313c910d0 268 ((PRIORITY) == DMA_PRIORITY_HIGH) || \
jhon309 0:88e313c910d0 269 ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))
jhon309 0:88e313c910d0 270 /**
jhon309 0:88e313c910d0 271 * @}
jhon309 0:88e313c910d0 272 */
jhon309 0:88e313c910d0 273
jhon309 0:88e313c910d0 274
jhon309 0:88e313c910d0 275 /** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions
jhon309 0:88e313c910d0 276 * @{
jhon309 0:88e313c910d0 277 */
jhon309 0:88e313c910d0 278
jhon309 0:88e313c910d0 279 #define DMA_IT_TC ((uint32_t)DMA_CCR_TCIE)
jhon309 0:88e313c910d0 280 #define DMA_IT_HT ((uint32_t)DMA_CCR_HTIE)
jhon309 0:88e313c910d0 281 #define DMA_IT_TE ((uint32_t)DMA_CCR_TEIE)
jhon309 0:88e313c910d0 282
jhon309 0:88e313c910d0 283 /**
jhon309 0:88e313c910d0 284 * @}
jhon309 0:88e313c910d0 285 */
jhon309 0:88e313c910d0 286
jhon309 0:88e313c910d0 287 /** @defgroup DMA_flag_definitions DMA flag definitions
jhon309 0:88e313c910d0 288 * @{
jhon309 0:88e313c910d0 289 */
jhon309 0:88e313c910d0 290
jhon309 0:88e313c910d0 291 #define DMA_FLAG_GL1 ((uint32_t)0x00000001) /*!< Channel 1 global interrupt flag */
jhon309 0:88e313c910d0 292 #define DMA_FLAG_TC1 ((uint32_t)0x00000002) /*!< Channel 1 transfer complete flag */
jhon309 0:88e313c910d0 293 #define DMA_FLAG_HT1 ((uint32_t)0x00000004) /*!< Channel 1 half transfer flag */
jhon309 0:88e313c910d0 294 #define DMA_FLAG_TE1 ((uint32_t)0x00000008) /*!< Channel 1 transfer error flag */
jhon309 0:88e313c910d0 295 #define DMA_FLAG_GL2 ((uint32_t)0x00000010) /*!< Channel 2 global interrupt flag */
jhon309 0:88e313c910d0 296 #define DMA_FLAG_TC2 ((uint32_t)0x00000020) /*!< Channel 2 transfer complete flag */
jhon309 0:88e313c910d0 297 #define DMA_FLAG_HT2 ((uint32_t)0x00000040) /*!< Channel 2 half transfer flag */
jhon309 0:88e313c910d0 298 #define DMA_FLAG_TE2 ((uint32_t)0x00000080) /*!< Channel 2 transfer error flag */
jhon309 0:88e313c910d0 299 #define DMA_FLAG_GL3 ((uint32_t)0x00000100) /*!< Channel 3 global interrupt flag */
jhon309 0:88e313c910d0 300 #define DMA_FLAG_TC3 ((uint32_t)0x00000200) /*!< Channel 3 transfer complete flag */
jhon309 0:88e313c910d0 301 #define DMA_FLAG_HT3 ((uint32_t)0x00000400) /*!< Channel 3 half transfer flag */
jhon309 0:88e313c910d0 302 #define DMA_FLAG_TE3 ((uint32_t)0x00000800) /*!< Channel 3 transfer error flag */
jhon309 0:88e313c910d0 303 #define DMA_FLAG_GL4 ((uint32_t)0x00001000) /*!< Channel 4 global interrupt flag */
jhon309 0:88e313c910d0 304 #define DMA_FLAG_TC4 ((uint32_t)0x00002000) /*!< Channel 4 transfer complete flag */
jhon309 0:88e313c910d0 305 #define DMA_FLAG_HT4 ((uint32_t)0x00004000) /*!< Channel 4 half transfer flag */
jhon309 0:88e313c910d0 306 #define DMA_FLAG_TE4 ((uint32_t)0x00008000) /*!< Channel 4 transfer error flag */
jhon309 0:88e313c910d0 307 #define DMA_FLAG_GL5 ((uint32_t)0x00010000) /*!< Channel 5 global interrupt flag */
jhon309 0:88e313c910d0 308 #define DMA_FLAG_TC5 ((uint32_t)0x00020000) /*!< Channel 5 transfer complete flag */
jhon309 0:88e313c910d0 309 #define DMA_FLAG_HT5 ((uint32_t)0x00040000) /*!< Channel 5 half transfer flag */
jhon309 0:88e313c910d0 310 #define DMA_FLAG_TE5 ((uint32_t)0x00080000) /*!< Channel 5 transfer error flag */
jhon309 0:88e313c910d0 311 #define DMA_FLAG_GL6 ((uint32_t)0x00100000) /*!< Channel 6 global interrupt flag */
jhon309 0:88e313c910d0 312 #define DMA_FLAG_TC6 ((uint32_t)0x00200000) /*!< Channel 6 transfer complete flag */
jhon309 0:88e313c910d0 313 #define DMA_FLAG_HT6 ((uint32_t)0x00400000) /*!< Channel 6 half transfer flag */
jhon309 0:88e313c910d0 314 #define DMA_FLAG_TE6 ((uint32_t)0x00800000) /*!< Channel 6 transfer error flag */
jhon309 0:88e313c910d0 315 #define DMA_FLAG_GL7 ((uint32_t)0x01000000) /*!< Channel 7 global interrupt flag */
jhon309 0:88e313c910d0 316 #define DMA_FLAG_TC7 ((uint32_t)0x02000000) /*!< Channel 7 transfer complete flag */
jhon309 0:88e313c910d0 317 #define DMA_FLAG_HT7 ((uint32_t)0x04000000) /*!< Channel 7 half transfer flag */
jhon309 0:88e313c910d0 318 #define DMA_FLAG_TE7 ((uint32_t)0x08000000) /*!< Channel 7 transfer error flag */
jhon309 0:88e313c910d0 319
jhon309 0:88e313c910d0 320
jhon309 0:88e313c910d0 321 /**
jhon309 0:88e313c910d0 322 * @}
jhon309 0:88e313c910d0 323 */
jhon309 0:88e313c910d0 324
jhon309 0:88e313c910d0 325 /**
jhon309 0:88e313c910d0 326 * @}
jhon309 0:88e313c910d0 327 */
jhon309 0:88e313c910d0 328
jhon309 0:88e313c910d0 329 /* Exported macros -----------------------------------------------------------*/
jhon309 0:88e313c910d0 330 /** @defgroup DMA_Exported_Macros DMA Exported Macros
jhon309 0:88e313c910d0 331 * @{
jhon309 0:88e313c910d0 332 */
jhon309 0:88e313c910d0 333
jhon309 0:88e313c910d0 334 /** @brief Reset DMA handle state
jhon309 0:88e313c910d0 335 * @param __HANDLE__: DMA handle.
jhon309 0:88e313c910d0 336 * @retval None
jhon309 0:88e313c910d0 337 */
jhon309 0:88e313c910d0 338 #define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)
jhon309 0:88e313c910d0 339
jhon309 0:88e313c910d0 340 /**
jhon309 0:88e313c910d0 341 * @brief Enable the specified DMA Channel.
jhon309 0:88e313c910d0 342 * @param __HANDLE__: DMA handle
jhon309 0:88e313c910d0 343 * @retval None.
jhon309 0:88e313c910d0 344 */
jhon309 0:88e313c910d0 345 #define __HAL_DMA_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CCR, DMA_CCR_EN))
jhon309 0:88e313c910d0 346
jhon309 0:88e313c910d0 347 /**
jhon309 0:88e313c910d0 348 * @brief Disable the specified DMA Channel.
jhon309 0:88e313c910d0 349 * @param __HANDLE__: DMA handle
jhon309 0:88e313c910d0 350 * @retval None.
jhon309 0:88e313c910d0 351 */
jhon309 0:88e313c910d0 352 #define __HAL_DMA_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CCR, DMA_CCR_EN))
jhon309 0:88e313c910d0 353
jhon309 0:88e313c910d0 354
jhon309 0:88e313c910d0 355 /* Interrupt & Flag management */
jhon309 0:88e313c910d0 356
jhon309 0:88e313c910d0 357 /**
jhon309 0:88e313c910d0 358 * @brief Enables the specified DMA Channel interrupts.
jhon309 0:88e313c910d0 359 * @param __HANDLE__: DMA handle
jhon309 0:88e313c910d0 360 * @param __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled.
jhon309 0:88e313c910d0 361 * This parameter can be any combination of the following values:
jhon309 0:88e313c910d0 362 * @arg DMA_IT_TC: Transfer complete interrupt mask
jhon309 0:88e313c910d0 363 * @arg DMA_IT_HT: Half transfer complete interrupt mask
jhon309 0:88e313c910d0 364 * @arg DMA_IT_TE: Transfer error interrupt mask
jhon309 0:88e313c910d0 365 * @retval None
jhon309 0:88e313c910d0 366 */
jhon309 0:88e313c910d0 367 #define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__) (SET_BIT((__HANDLE__)->Instance->CCR, (__INTERRUPT__)))
jhon309 0:88e313c910d0 368
jhon309 0:88e313c910d0 369 /**
jhon309 0:88e313c910d0 370 * @brief Disables the specified DMA Channel interrupts.
jhon309 0:88e313c910d0 371 * @param __HANDLE__: DMA handle
jhon309 0:88e313c910d0 372 * @param __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled.
jhon309 0:88e313c910d0 373 * This parameter can be any combination of the following values:
jhon309 0:88e313c910d0 374 * @arg DMA_IT_TC: Transfer complete interrupt mask
jhon309 0:88e313c910d0 375 * @arg DMA_IT_HT: Half transfer complete interrupt mask
jhon309 0:88e313c910d0 376 * @arg DMA_IT_TE: Transfer error interrupt mask
jhon309 0:88e313c910d0 377 * @retval None
jhon309 0:88e313c910d0 378 */
jhon309 0:88e313c910d0 379 #define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__) (CLEAR_BIT((__HANDLE__)->Instance->CCR , (__INTERRUPT__)))
jhon309 0:88e313c910d0 380
jhon309 0:88e313c910d0 381 /**
jhon309 0:88e313c910d0 382 * @brief Checks whether the specified DMA Channel interrupt has occurred or not.
jhon309 0:88e313c910d0 383 * @param __HANDLE__: DMA handle
jhon309 0:88e313c910d0 384 * @param __INTERRUPT__: specifies the DMA interrupt source to check.
jhon309 0:88e313c910d0 385 * This parameter can be one of the following values:
jhon309 0:88e313c910d0 386 * @arg DMA_IT_TC: Transfer complete interrupt mask
jhon309 0:88e313c910d0 387 * @arg DMA_IT_HT: Half transfer complete interrupt mask
jhon309 0:88e313c910d0 388 * @arg DMA_IT_TE: Transfer error interrupt mask
jhon309 0:88e313c910d0 389 * @retval The state of DMA_IT (SET or RESET).
jhon309 0:88e313c910d0 390 */
jhon309 0:88e313c910d0 391 #define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CCR & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
jhon309 0:88e313c910d0 392
jhon309 0:88e313c910d0 393 /**
jhon309 0:88e313c910d0 394 * @}
jhon309 0:88e313c910d0 395 */
jhon309 0:88e313c910d0 396
jhon309 0:88e313c910d0 397 /* Include DMA HAL Extension module */
jhon309 0:88e313c910d0 398 #include "stm32f0xx_hal_dma_ex.h"
jhon309 0:88e313c910d0 399
jhon309 0:88e313c910d0 400 /* Exported functions --------------------------------------------------------*/
jhon309 0:88e313c910d0 401 /** @addtogroup DMA_Exported_Functions DMA Exported Functions
jhon309 0:88e313c910d0 402 * @{
jhon309 0:88e313c910d0 403 */
jhon309 0:88e313c910d0 404 /** @addtogroup DMA_Exported_Functions_Group1
jhon309 0:88e313c910d0 405 * @brief Initialization and de-initialization functions
jhon309 0:88e313c910d0 406 * @{
jhon309 0:88e313c910d0 407 */
jhon309 0:88e313c910d0 408 /* Initialization and de-initialization functions *****************************/
jhon309 0:88e313c910d0 409 HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma);
jhon309 0:88e313c910d0 410 HAL_StatusTypeDef HAL_DMA_DeInit (DMA_HandleTypeDef *hdma);
jhon309 0:88e313c910d0 411 /**
jhon309 0:88e313c910d0 412 * @}
jhon309 0:88e313c910d0 413 */
jhon309 0:88e313c910d0 414
jhon309 0:88e313c910d0 415 /** @addtogroup DMA_Exported_Functions_Group2
jhon309 0:88e313c910d0 416 * @brief I/O operation functions
jhon309 0:88e313c910d0 417 * @{
jhon309 0:88e313c910d0 418 */
jhon309 0:88e313c910d0 419 /* IO operation functions *****************************************************/
jhon309 0:88e313c910d0 420 HAL_StatusTypeDef HAL_DMA_Start (DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
jhon309 0:88e313c910d0 421 HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
jhon309 0:88e313c910d0 422 HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma);
jhon309 0:88e313c910d0 423 HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, uint32_t CompleteLevel, uint32_t Timeout);
jhon309 0:88e313c910d0 424 void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma);
jhon309 0:88e313c910d0 425 /**
jhon309 0:88e313c910d0 426 * @}
jhon309 0:88e313c910d0 427 */
jhon309 0:88e313c910d0 428
jhon309 0:88e313c910d0 429 /* Peripheral State and Error functions ***************************************/
jhon309 0:88e313c910d0 430 /** @addtogroup DMA_Exported_Functions_Group3
jhon309 0:88e313c910d0 431 * @brief Peripheral State functions
jhon309 0:88e313c910d0 432 * @{
jhon309 0:88e313c910d0 433 */
jhon309 0:88e313c910d0 434 HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma);
jhon309 0:88e313c910d0 435 uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma);
jhon309 0:88e313c910d0 436 /**
jhon309 0:88e313c910d0 437 * @}
jhon309 0:88e313c910d0 438 */
jhon309 0:88e313c910d0 439
jhon309 0:88e313c910d0 440 /**
jhon309 0:88e313c910d0 441 * @}
jhon309 0:88e313c910d0 442 */
jhon309 0:88e313c910d0 443
jhon309 0:88e313c910d0 444 /**
jhon309 0:88e313c910d0 445 * @}
jhon309 0:88e313c910d0 446 */
jhon309 0:88e313c910d0 447
jhon309 0:88e313c910d0 448 /**
jhon309 0:88e313c910d0 449 * @}
jhon309 0:88e313c910d0 450 */
jhon309 0:88e313c910d0 451
jhon309 0:88e313c910d0 452 #ifdef __cplusplus
jhon309 0:88e313c910d0 453 }
jhon309 0:88e313c910d0 454 #endif
jhon309 0:88e313c910d0 455
jhon309 0:88e313c910d0 456 #endif /* __STM32F0xx_HAL_DMA_H */
jhon309 0:88e313c910d0 457
jhon309 0:88e313c910d0 458 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
jhon309 0:88e313c910d0 459