Gleb Klochkov
/
Climatcontroll_Main
Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
mbed-os/targets/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFM32ZG/device/efm32zg210f4.h@0:2f0e1e23c242, 2018-04-13 (annotated)
- Committer:
- glebiuskv
- Date:
- Fri Apr 13 08:53:46 2018 +0000
- Revision:
- 0:2f0e1e23c242
initial
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| glebiuskv | 0:2f0e1e23c242 | 1 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 2 | * @file efm32zg210f4.h |
| glebiuskv | 0:2f0e1e23c242 | 3 | * @brief CMSIS Cortex-M Peripheral Access Layer Header File |
| glebiuskv | 0:2f0e1e23c242 | 4 | * for EFM32ZG210F4 |
| glebiuskv | 0:2f0e1e23c242 | 5 | * @version 5.1.2 |
| glebiuskv | 0:2f0e1e23c242 | 6 | ****************************************************************************** |
| glebiuskv | 0:2f0e1e23c242 | 7 | * @section License |
| glebiuskv | 0:2f0e1e23c242 | 8 | * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b> |
| glebiuskv | 0:2f0e1e23c242 | 9 | ****************************************************************************** |
| glebiuskv | 0:2f0e1e23c242 | 10 | * |
| glebiuskv | 0:2f0e1e23c242 | 11 | * Permission is granted to anyone to use this software for any purpose, |
| glebiuskv | 0:2f0e1e23c242 | 12 | * including commercial applications, and to alter it and redistribute it |
| glebiuskv | 0:2f0e1e23c242 | 13 | * freely, subject to the following restrictions: |
| glebiuskv | 0:2f0e1e23c242 | 14 | * |
| glebiuskv | 0:2f0e1e23c242 | 15 | * 1. The origin of this software must not be misrepresented; you must not |
| glebiuskv | 0:2f0e1e23c242 | 16 | * claim that you wrote the original software.@n |
| glebiuskv | 0:2f0e1e23c242 | 17 | * 2. Altered source versions must be plainly marked as such, and must not be |
| glebiuskv | 0:2f0e1e23c242 | 18 | * misrepresented as being the original software.@n |
| glebiuskv | 0:2f0e1e23c242 | 19 | * 3. This notice may not be removed or altered from any source distribution. |
| glebiuskv | 0:2f0e1e23c242 | 20 | * |
| glebiuskv | 0:2f0e1e23c242 | 21 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
| glebiuskv | 0:2f0e1e23c242 | 22 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
| glebiuskv | 0:2f0e1e23c242 | 23 | * providing the Software "AS IS", with no express or implied warranties of any |
| glebiuskv | 0:2f0e1e23c242 | 24 | * kind, including, but not limited to, any implied warranties of |
| glebiuskv | 0:2f0e1e23c242 | 25 | * merchantability or fitness for any particular purpose or warranties against |
| glebiuskv | 0:2f0e1e23c242 | 26 | * infringement of any proprietary rights of a third party. |
| glebiuskv | 0:2f0e1e23c242 | 27 | * |
| glebiuskv | 0:2f0e1e23c242 | 28 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
| glebiuskv | 0:2f0e1e23c242 | 29 | * incidental, or special damages, or any other relief, or for any claim by |
| glebiuskv | 0:2f0e1e23c242 | 30 | * any third party, arising from your use of this Software. |
| glebiuskv | 0:2f0e1e23c242 | 31 | * |
| glebiuskv | 0:2f0e1e23c242 | 32 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 33 | |
| glebiuskv | 0:2f0e1e23c242 | 34 | #ifndef EFM32ZG210F4_H |
| glebiuskv | 0:2f0e1e23c242 | 35 | #define EFM32ZG210F4_H |
| glebiuskv | 0:2f0e1e23c242 | 36 | |
| glebiuskv | 0:2f0e1e23c242 | 37 | #ifdef __cplusplus |
| glebiuskv | 0:2f0e1e23c242 | 38 | extern "C" { |
| glebiuskv | 0:2f0e1e23c242 | 39 | #endif |
| glebiuskv | 0:2f0e1e23c242 | 40 | |
| glebiuskv | 0:2f0e1e23c242 | 41 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 42 | * @addtogroup Parts |
| glebiuskv | 0:2f0e1e23c242 | 43 | * @{ |
| glebiuskv | 0:2f0e1e23c242 | 44 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 45 | |
| glebiuskv | 0:2f0e1e23c242 | 46 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 47 | * @defgroup EFM32ZG210F4 EFM32ZG210F4 |
| glebiuskv | 0:2f0e1e23c242 | 48 | * @{ |
| glebiuskv | 0:2f0e1e23c242 | 49 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 50 | |
| glebiuskv | 0:2f0e1e23c242 | 51 | /** Interrupt Number Definition */ |
| glebiuskv | 0:2f0e1e23c242 | 52 | typedef enum IRQn |
| glebiuskv | 0:2f0e1e23c242 | 53 | { |
| glebiuskv | 0:2f0e1e23c242 | 54 | /****** Cortex-M0+ Processor Exceptions Numbers *****************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 55 | NonMaskableInt_IRQn = -14, /*!< -14 Cortex-M0+ Non Maskable Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 56 | HardFault_IRQn = -13, /*!< -13 Cortex-M0+ Hard Fault Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 57 | SVCall_IRQn = -5, /*!< -5 Cortex-M0+ SV Call Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 58 | PendSV_IRQn = -2, /*!< -2 Cortex-M0+ Pend SV Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 59 | SysTick_IRQn = -1, /*!< -1 Cortex-M0+ System Tick Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 60 | |
| glebiuskv | 0:2f0e1e23c242 | 61 | /****** EFM32ZG Peripheral Interrupt Numbers ********************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 62 | DMA_IRQn = 0, /*!< 0 EFM32 DMA Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 63 | GPIO_EVEN_IRQn = 1, /*!< 1 EFM32 GPIO_EVEN Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 64 | TIMER0_IRQn = 2, /*!< 2 EFM32 TIMER0 Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 65 | ACMP0_IRQn = 3, /*!< 3 EFM32 ACMP0 Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 66 | ADC0_IRQn = 4, /*!< 4 EFM32 ADC0 Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 67 | I2C0_IRQn = 5, /*!< 5 EFM32 I2C0 Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 68 | GPIO_ODD_IRQn = 6, /*!< 6 EFM32 GPIO_ODD Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 69 | TIMER1_IRQn = 7, /*!< 7 EFM32 TIMER1 Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 70 | USART1_RX_IRQn = 8, /*!< 8 EFM32 USART1_RX Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 71 | USART1_TX_IRQn = 9, /*!< 9 EFM32 USART1_TX Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 72 | LEUART0_IRQn = 10, /*!< 10 EFM32 LEUART0 Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 73 | PCNT0_IRQn = 11, /*!< 11 EFM32 PCNT0 Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 74 | RTC_IRQn = 12, /*!< 12 EFM32 RTC Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 75 | CMU_IRQn = 13, /*!< 13 EFM32 CMU Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 76 | VCMP_IRQn = 14, /*!< 14 EFM32 VCMP Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 77 | MSC_IRQn = 15, /*!< 15 EFM32 MSC Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 78 | AES_IRQn = 16, /*!< 16 EFM32 AES Interrupt */ |
| glebiuskv | 0:2f0e1e23c242 | 79 | } IRQn_Type; |
| glebiuskv | 0:2f0e1e23c242 | 80 | |
| glebiuskv | 0:2f0e1e23c242 | 81 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 82 | * @defgroup EFM32ZG210F4_Core EFM32ZG210F4 Core |
| glebiuskv | 0:2f0e1e23c242 | 83 | * @{ |
| glebiuskv | 0:2f0e1e23c242 | 84 | * @brief Processor and Core Peripheral Section |
| glebiuskv | 0:2f0e1e23c242 | 85 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 86 | #define __MPU_PRESENT 0 /**< MPU not present */ |
| glebiuskv | 0:2f0e1e23c242 | 87 | #define __VTOR_PRESENT 1 /**< Presence of VTOR register in SCB */ |
| glebiuskv | 0:2f0e1e23c242 | 88 | #define __NVIC_PRIO_BITS 2 /**< NVIC interrupt priority bits */ |
| glebiuskv | 0:2f0e1e23c242 | 89 | #define __Vendor_SysTickConfig 0 /**< Is 1 if different SysTick counter is used */ |
| glebiuskv | 0:2f0e1e23c242 | 90 | |
| glebiuskv | 0:2f0e1e23c242 | 91 | /** @} End of group EFM32ZG210F4_Core */ |
| glebiuskv | 0:2f0e1e23c242 | 92 | |
| glebiuskv | 0:2f0e1e23c242 | 93 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 94 | * @defgroup EFM32ZG210F4_Part EFM32ZG210F4 Part |
| glebiuskv | 0:2f0e1e23c242 | 95 | * @{ |
| glebiuskv | 0:2f0e1e23c242 | 96 | ******************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 97 | |
| glebiuskv | 0:2f0e1e23c242 | 98 | /** Part family */ |
| glebiuskv | 0:2f0e1e23c242 | 99 | #define _EFM32_ZERO_FAMILY 1 /**< Zero Gecko EFM32ZG MCU Family */ |
| glebiuskv | 0:2f0e1e23c242 | 100 | #define _EFM_DEVICE /**< Silicon Labs EFM-type microcontroller */ |
| glebiuskv | 0:2f0e1e23c242 | 101 | #define _SILICON_LABS_32B_SERIES_0 /**< Silicon Labs series number */ |
| glebiuskv | 0:2f0e1e23c242 | 102 | #define _SILICON_LABS_32B_SERIES 0 /**< Silicon Labs series number */ |
| glebiuskv | 0:2f0e1e23c242 | 103 | #define _SILICON_LABS_GECKO_INTERNAL_SDID 76 /** Silicon Labs internal use only, may change any time */ |
| glebiuskv | 0:2f0e1e23c242 | 104 | #define _SILICON_LABS_GECKO_INTERNAL_SDID_76 /** Silicon Labs internal use only, may change any time */ |
| glebiuskv | 0:2f0e1e23c242 | 105 | #define _SILICON_LABS_32B_PLATFORM_1 /**< @deprecated Silicon Labs platform name */ |
| glebiuskv | 0:2f0e1e23c242 | 106 | #define _SILICON_LABS_32B_PLATFORM 1 /**< @deprecated Silicon Labs platform name */ |
| glebiuskv | 0:2f0e1e23c242 | 107 | |
| glebiuskv | 0:2f0e1e23c242 | 108 | /* If part number is not defined as compiler option, define it */ |
| glebiuskv | 0:2f0e1e23c242 | 109 | #if !defined(EFM32ZG210F4) |
| glebiuskv | 0:2f0e1e23c242 | 110 | #define EFM32ZG210F4 1 /**< Zero Gecko Part */ |
| glebiuskv | 0:2f0e1e23c242 | 111 | #endif |
| glebiuskv | 0:2f0e1e23c242 | 112 | |
| glebiuskv | 0:2f0e1e23c242 | 113 | /** Configure part number */ |
| glebiuskv | 0:2f0e1e23c242 | 114 | #define PART_NUMBER "EFM32ZG210F4" /**< Part Number */ |
| glebiuskv | 0:2f0e1e23c242 | 115 | |
| glebiuskv | 0:2f0e1e23c242 | 116 | /** Memory Base addresses and limits */ |
| glebiuskv | 0:2f0e1e23c242 | 117 | #define FLASH_MEM_BASE ((uint32_t) 0x0UL) /**< FLASH base address */ |
| glebiuskv | 0:2f0e1e23c242 | 118 | #define FLASH_MEM_SIZE ((uint32_t) 0x10000000UL) /**< FLASH available address space */ |
| glebiuskv | 0:2f0e1e23c242 | 119 | #define FLASH_MEM_END ((uint32_t) 0xFFFFFFFUL) /**< FLASH end address */ |
| glebiuskv | 0:2f0e1e23c242 | 120 | #define FLASH_MEM_BITS ((uint32_t) 0x28UL) /**< FLASH used bits */ |
| glebiuskv | 0:2f0e1e23c242 | 121 | #define AES_MEM_BASE ((uint32_t) 0x400E0000UL) /**< AES base address */ |
| glebiuskv | 0:2f0e1e23c242 | 122 | #define AES_MEM_SIZE ((uint32_t) 0x400UL) /**< AES available address space */ |
| glebiuskv | 0:2f0e1e23c242 | 123 | #define AES_MEM_END ((uint32_t) 0x400E03FFUL) /**< AES end address */ |
| glebiuskv | 0:2f0e1e23c242 | 124 | #define AES_MEM_BITS ((uint32_t) 0x10UL) /**< AES used bits */ |
| glebiuskv | 0:2f0e1e23c242 | 125 | #define PER_MEM_BASE ((uint32_t) 0x40000000UL) /**< PER base address */ |
| glebiuskv | 0:2f0e1e23c242 | 126 | #define PER_MEM_SIZE ((uint32_t) 0xE0000UL) /**< PER available address space */ |
| glebiuskv | 0:2f0e1e23c242 | 127 | #define PER_MEM_END ((uint32_t) 0x400DFFFFUL) /**< PER end address */ |
| glebiuskv | 0:2f0e1e23c242 | 128 | #define PER_MEM_BITS ((uint32_t) 0x20UL) /**< PER used bits */ |
| glebiuskv | 0:2f0e1e23c242 | 129 | #define RAM_MEM_BASE ((uint32_t) 0x20000000UL) /**< RAM base address */ |
| glebiuskv | 0:2f0e1e23c242 | 130 | #define RAM_MEM_SIZE ((uint32_t) 0x40000UL) /**< RAM available address space */ |
| glebiuskv | 0:2f0e1e23c242 | 131 | #define RAM_MEM_END ((uint32_t) 0x2003FFFFUL) /**< RAM end address */ |
| glebiuskv | 0:2f0e1e23c242 | 132 | #define RAM_MEM_BITS ((uint32_t) 0x18UL) /**< RAM used bits */ |
| glebiuskv | 0:2f0e1e23c242 | 133 | #define RAM_CODE_MEM_BASE ((uint32_t) 0x10000000UL) /**< RAM_CODE base address */ |
| glebiuskv | 0:2f0e1e23c242 | 134 | #define RAM_CODE_MEM_SIZE ((uint32_t) 0x20000UL) /**< RAM_CODE available address space */ |
| glebiuskv | 0:2f0e1e23c242 | 135 | #define RAM_CODE_MEM_END ((uint32_t) 0x1001FFFFUL) /**< RAM_CODE end address */ |
| glebiuskv | 0:2f0e1e23c242 | 136 | #define RAM_CODE_MEM_BITS ((uint32_t) 0x17UL) /**< RAM_CODE used bits */ |
| glebiuskv | 0:2f0e1e23c242 | 137 | |
| glebiuskv | 0:2f0e1e23c242 | 138 | /** Flash and SRAM limits for EFM32ZG210F4 */ |
| glebiuskv | 0:2f0e1e23c242 | 139 | #define FLASH_BASE (0x00000000UL) /**< Flash Base Address */ |
| glebiuskv | 0:2f0e1e23c242 | 140 | #define FLASH_SIZE (0x00001000UL) /**< Available Flash Memory */ |
| glebiuskv | 0:2f0e1e23c242 | 141 | #define FLASH_PAGE_SIZE 1024 /**< Flash Memory page size */ |
| glebiuskv | 0:2f0e1e23c242 | 142 | #define SRAM_BASE (0x20000000UL) /**< SRAM Base Address */ |
| glebiuskv | 0:2f0e1e23c242 | 143 | #define SRAM_SIZE (0x00000800UL) /**< Available SRAM Memory */ |
| glebiuskv | 0:2f0e1e23c242 | 144 | #define __CM0PLUS_REV 0x001 /**< Cortex-M0+ Core revision r0p1 */ |
| glebiuskv | 0:2f0e1e23c242 | 145 | #define PRS_CHAN_COUNT 4 /**< Number of PRS channels */ |
| glebiuskv | 0:2f0e1e23c242 | 146 | #define DMA_CHAN_COUNT 4 /**< Number of DMA channels */ |
| glebiuskv | 0:2f0e1e23c242 | 147 | #define EXT_IRQ_COUNT 19 /**< Number of External (NVIC) interrupts */ |
| glebiuskv | 0:2f0e1e23c242 | 148 | |
| glebiuskv | 0:2f0e1e23c242 | 149 | /** AF channels connect the different on-chip peripherals with the af-mux */ |
| glebiuskv | 0:2f0e1e23c242 | 150 | #define AFCHAN_MAX 33 |
| glebiuskv | 0:2f0e1e23c242 | 151 | #define AFCHANLOC_MAX 7 |
| glebiuskv | 0:2f0e1e23c242 | 152 | /** Analog AF channels */ |
| glebiuskv | 0:2f0e1e23c242 | 153 | #define AFACHAN_MAX 25 |
| glebiuskv | 0:2f0e1e23c242 | 154 | |
| glebiuskv | 0:2f0e1e23c242 | 155 | /* Part number capabilities */ |
| glebiuskv | 0:2f0e1e23c242 | 156 | |
| glebiuskv | 0:2f0e1e23c242 | 157 | #define TIMER_PRESENT /**< TIMER is available in this part */ |
| glebiuskv | 0:2f0e1e23c242 | 158 | #define TIMER_COUNT 2 /**< 2 TIMERs available */ |
| glebiuskv | 0:2f0e1e23c242 | 159 | #define ACMP_PRESENT /**< ACMP is available in this part */ |
| glebiuskv | 0:2f0e1e23c242 | 160 | #define ACMP_COUNT 1 /**< 1 ACMPs available */ |
| glebiuskv | 0:2f0e1e23c242 | 161 | #define USART_PRESENT /**< USART is available in this part */ |
| glebiuskv | 0:2f0e1e23c242 | 162 | #define USART_COUNT 1 /**< 1 USARTs available */ |
| glebiuskv | 0:2f0e1e23c242 | 163 | #define IDAC_PRESENT /**< IDAC is available in this part */ |
| glebiuskv | 0:2f0e1e23c242 | 164 | #define IDAC_COUNT 1 /**< 1 IDACs available */ |
| glebiuskv | 0:2f0e1e23c242 | 165 | #define ADC_PRESENT /**< ADC is available in this part */ |
| glebiuskv | 0:2f0e1e23c242 | 166 | #define ADC_COUNT 1 /**< 1 ADCs available */ |
| glebiuskv | 0:2f0e1e23c242 | 167 | #define LEUART_PRESENT /**< LEUART is available in this part */ |
| glebiuskv | 0:2f0e1e23c242 | 168 | #define LEUART_COUNT 1 /**< 1 LEUARTs available */ |
| glebiuskv | 0:2f0e1e23c242 | 169 | #define PCNT_PRESENT /**< PCNT is available in this part */ |
| glebiuskv | 0:2f0e1e23c242 | 170 | #define PCNT_COUNT 1 /**< 1 PCNTs available */ |
| glebiuskv | 0:2f0e1e23c242 | 171 | #define I2C_PRESENT /**< I2C is available in this part */ |
| glebiuskv | 0:2f0e1e23c242 | 172 | #define I2C_COUNT 1 /**< 1 I2Cs available */ |
| glebiuskv | 0:2f0e1e23c242 | 173 | #define AES_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 174 | #define AES_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 175 | #define DMA_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 176 | #define DMA_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 177 | #define LE_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 178 | #define LE_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 179 | #define MSC_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 180 | #define MSC_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 181 | #define EMU_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 182 | #define EMU_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 183 | #define RMU_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 184 | #define RMU_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 185 | #define CMU_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 186 | #define CMU_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 187 | #define PRS_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 188 | #define PRS_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 189 | #define GPIO_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 190 | #define GPIO_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 191 | #define VCMP_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 192 | #define VCMP_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 193 | #define RTC_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 194 | #define RTC_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 195 | #define HFXTAL_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 196 | #define HFXTAL_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 197 | #define LFXTAL_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 198 | #define LFXTAL_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 199 | #define WDOG_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 200 | #define WDOG_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 201 | #define DBG_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 202 | #define DBG_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 203 | #define BOOTLOADER_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 204 | #define BOOTLOADER_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 205 | #define ANALOG_PRESENT |
| glebiuskv | 0:2f0e1e23c242 | 206 | #define ANALOG_COUNT 1 |
| glebiuskv | 0:2f0e1e23c242 | 207 | |
| glebiuskv | 0:2f0e1e23c242 | 208 | /** @} End of group EFM32ZG210F4_Part */ |
| glebiuskv | 0:2f0e1e23c242 | 209 | |
| glebiuskv | 0:2f0e1e23c242 | 210 | #define ARM_MATH_CM0PLUS |
| glebiuskv | 0:2f0e1e23c242 | 211 | #include "arm_math.h" /* To get __CLZ definitions etc. */ |
| glebiuskv | 0:2f0e1e23c242 | 212 | #include "core_cm0plus.h" /* Cortex-M0+ processor and core peripherals */ |
| glebiuskv | 0:2f0e1e23c242 | 213 | #include "system_efm32zg.h" /* System Header */ |
| glebiuskv | 0:2f0e1e23c242 | 214 | |
| glebiuskv | 0:2f0e1e23c242 | 215 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 216 | * @defgroup EFM32ZG210F4_Peripheral_TypeDefs EFM32ZG210F4 Peripheral TypeDefs |
| glebiuskv | 0:2f0e1e23c242 | 217 | * @{ |
| glebiuskv | 0:2f0e1e23c242 | 218 | * @brief Device Specific Peripheral Register Structures |
| glebiuskv | 0:2f0e1e23c242 | 219 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 220 | |
| glebiuskv | 0:2f0e1e23c242 | 221 | #include "efm32zg_aes.h" |
| glebiuskv | 0:2f0e1e23c242 | 222 | #include "efm32zg_dma_ch.h" |
| glebiuskv | 0:2f0e1e23c242 | 223 | #include "efm32zg_dma.h" |
| glebiuskv | 0:2f0e1e23c242 | 224 | #include "efm32zg_msc.h" |
| glebiuskv | 0:2f0e1e23c242 | 225 | #include "efm32zg_emu.h" |
| glebiuskv | 0:2f0e1e23c242 | 226 | #include "efm32zg_rmu.h" |
| glebiuskv | 0:2f0e1e23c242 | 227 | #include "efm32zg_cmu.h" |
| glebiuskv | 0:2f0e1e23c242 | 228 | #include "efm32zg_timer_cc.h" |
| glebiuskv | 0:2f0e1e23c242 | 229 | #include "efm32zg_timer.h" |
| glebiuskv | 0:2f0e1e23c242 | 230 | #include "efm32zg_acmp.h" |
| glebiuskv | 0:2f0e1e23c242 | 231 | #include "efm32zg_usart.h" |
| glebiuskv | 0:2f0e1e23c242 | 232 | #include "efm32zg_prs_ch.h" |
| glebiuskv | 0:2f0e1e23c242 | 233 | #include "efm32zg_prs.h" |
| glebiuskv | 0:2f0e1e23c242 | 234 | #include "efm32zg_idac.h" |
| glebiuskv | 0:2f0e1e23c242 | 235 | #include "efm32zg_gpio_p.h" |
| glebiuskv | 0:2f0e1e23c242 | 236 | #include "efm32zg_gpio.h" |
| glebiuskv | 0:2f0e1e23c242 | 237 | #include "efm32zg_vcmp.h" |
| glebiuskv | 0:2f0e1e23c242 | 238 | #include "efm32zg_adc.h" |
| glebiuskv | 0:2f0e1e23c242 | 239 | #include "efm32zg_leuart.h" |
| glebiuskv | 0:2f0e1e23c242 | 240 | #include "efm32zg_pcnt.h" |
| glebiuskv | 0:2f0e1e23c242 | 241 | #include "efm32zg_i2c.h" |
| glebiuskv | 0:2f0e1e23c242 | 242 | #include "efm32zg_rtc.h" |
| glebiuskv | 0:2f0e1e23c242 | 243 | #include "efm32zg_wdog.h" |
| glebiuskv | 0:2f0e1e23c242 | 244 | #include "efm32zg_dma_descriptor.h" |
| glebiuskv | 0:2f0e1e23c242 | 245 | #include "efm32zg_devinfo.h" |
| glebiuskv | 0:2f0e1e23c242 | 246 | #include "efm32zg_romtable.h" |
| glebiuskv | 0:2f0e1e23c242 | 247 | #include "efm32zg_calibrate.h" |
| glebiuskv | 0:2f0e1e23c242 | 248 | |
| glebiuskv | 0:2f0e1e23c242 | 249 | /** @} End of group EFM32ZG210F4_Peripheral_TypeDefs */ |
| glebiuskv | 0:2f0e1e23c242 | 250 | |
| glebiuskv | 0:2f0e1e23c242 | 251 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 252 | * @defgroup EFM32ZG210F4_Peripheral_Base EFM32ZG210F4 Peripheral Memory Map |
| glebiuskv | 0:2f0e1e23c242 | 253 | * @{ |
| glebiuskv | 0:2f0e1e23c242 | 254 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 255 | |
| glebiuskv | 0:2f0e1e23c242 | 256 | #define AES_BASE (0x400E0000UL) /**< AES base address */ |
| glebiuskv | 0:2f0e1e23c242 | 257 | #define DMA_BASE (0x400C2000UL) /**< DMA base address */ |
| glebiuskv | 0:2f0e1e23c242 | 258 | #define MSC_BASE (0x400C0000UL) /**< MSC base address */ |
| glebiuskv | 0:2f0e1e23c242 | 259 | #define EMU_BASE (0x400C6000UL) /**< EMU base address */ |
| glebiuskv | 0:2f0e1e23c242 | 260 | #define RMU_BASE (0x400CA000UL) /**< RMU base address */ |
| glebiuskv | 0:2f0e1e23c242 | 261 | #define CMU_BASE (0x400C8000UL) /**< CMU base address */ |
| glebiuskv | 0:2f0e1e23c242 | 262 | #define TIMER0_BASE (0x40010000UL) /**< TIMER0 base address */ |
| glebiuskv | 0:2f0e1e23c242 | 263 | #define TIMER1_BASE (0x40010400UL) /**< TIMER1 base address */ |
| glebiuskv | 0:2f0e1e23c242 | 264 | #define ACMP0_BASE (0x40001000UL) /**< ACMP0 base address */ |
| glebiuskv | 0:2f0e1e23c242 | 265 | #define USART1_BASE (0x4000C400UL) /**< USART1 base address */ |
| glebiuskv | 0:2f0e1e23c242 | 266 | #define PRS_BASE (0x400CC000UL) /**< PRS base address */ |
| glebiuskv | 0:2f0e1e23c242 | 267 | #define IDAC0_BASE (0x40004000UL) /**< IDAC0 base address */ |
| glebiuskv | 0:2f0e1e23c242 | 268 | #define GPIO_BASE (0x40006000UL) /**< GPIO base address */ |
| glebiuskv | 0:2f0e1e23c242 | 269 | #define VCMP_BASE (0x40000000UL) /**< VCMP base address */ |
| glebiuskv | 0:2f0e1e23c242 | 270 | #define ADC0_BASE (0x40002000UL) /**< ADC0 base address */ |
| glebiuskv | 0:2f0e1e23c242 | 271 | #define LEUART0_BASE (0x40084000UL) /**< LEUART0 base address */ |
| glebiuskv | 0:2f0e1e23c242 | 272 | #define PCNT0_BASE (0x40086000UL) /**< PCNT0 base address */ |
| glebiuskv | 0:2f0e1e23c242 | 273 | #define I2C0_BASE (0x4000A000UL) /**< I2C0 base address */ |
| glebiuskv | 0:2f0e1e23c242 | 274 | #define RTC_BASE (0x40080000UL) /**< RTC base address */ |
| glebiuskv | 0:2f0e1e23c242 | 275 | #define WDOG_BASE (0x40088000UL) /**< WDOG base address */ |
| glebiuskv | 0:2f0e1e23c242 | 276 | #define CALIBRATE_BASE (0x0FE08000UL) /**< CALIBRATE base address */ |
| glebiuskv | 0:2f0e1e23c242 | 277 | #define DEVINFO_BASE (0x0FE081B0UL) /**< DEVINFO base address */ |
| glebiuskv | 0:2f0e1e23c242 | 278 | #define ROMTABLE_BASE (0xF00FFFD0UL) /**< ROMTABLE base address */ |
| glebiuskv | 0:2f0e1e23c242 | 279 | #define LOCKBITS_BASE (0x0FE04000UL) /**< Lock-bits page base address */ |
| glebiuskv | 0:2f0e1e23c242 | 280 | #define USERDATA_BASE (0x0FE00000UL) /**< User data page base address */ |
| glebiuskv | 0:2f0e1e23c242 | 281 | |
| glebiuskv | 0:2f0e1e23c242 | 282 | /** @} End of group EFM32ZG210F4_Peripheral_Base */ |
| glebiuskv | 0:2f0e1e23c242 | 283 | |
| glebiuskv | 0:2f0e1e23c242 | 284 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 285 | * @defgroup EFM32ZG210F4_Peripheral_Declaration EFM32ZG210F4 Peripheral Declarations |
| glebiuskv | 0:2f0e1e23c242 | 286 | * @{ |
| glebiuskv | 0:2f0e1e23c242 | 287 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 288 | |
| glebiuskv | 0:2f0e1e23c242 | 289 | #define AES ((AES_TypeDef *) AES_BASE) /**< AES base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 290 | #define DMA ((DMA_TypeDef *) DMA_BASE) /**< DMA base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 291 | #define MSC ((MSC_TypeDef *) MSC_BASE) /**< MSC base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 292 | #define EMU ((EMU_TypeDef *) EMU_BASE) /**< EMU base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 293 | #define RMU ((RMU_TypeDef *) RMU_BASE) /**< RMU base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 294 | #define CMU ((CMU_TypeDef *) CMU_BASE) /**< CMU base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 295 | #define TIMER0 ((TIMER_TypeDef *) TIMER0_BASE) /**< TIMER0 base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 296 | #define TIMER1 ((TIMER_TypeDef *) TIMER1_BASE) /**< TIMER1 base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 297 | #define ACMP0 ((ACMP_TypeDef *) ACMP0_BASE) /**< ACMP0 base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 298 | #define USART1 ((USART_TypeDef *) USART1_BASE) /**< USART1 base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 299 | #define PRS ((PRS_TypeDef *) PRS_BASE) /**< PRS base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 300 | #define IDAC0 ((IDAC_TypeDef *) IDAC0_BASE) /**< IDAC0 base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 301 | #define GPIO ((GPIO_TypeDef *) GPIO_BASE) /**< GPIO base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 302 | #define VCMP ((VCMP_TypeDef *) VCMP_BASE) /**< VCMP base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 303 | #define ADC0 ((ADC_TypeDef *) ADC0_BASE) /**< ADC0 base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 304 | #define LEUART0 ((LEUART_TypeDef *) LEUART0_BASE) /**< LEUART0 base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 305 | #define PCNT0 ((PCNT_TypeDef *) PCNT0_BASE) /**< PCNT0 base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 306 | #define I2C0 ((I2C_TypeDef *) I2C0_BASE) /**< I2C0 base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 307 | #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 308 | #define WDOG ((WDOG_TypeDef *) WDOG_BASE) /**< WDOG base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 309 | #define CALIBRATE ((CALIBRATE_TypeDef *) CALIBRATE_BASE) /**< CALIBRATE base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 310 | #define DEVINFO ((DEVINFO_TypeDef *) DEVINFO_BASE) /**< DEVINFO base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 311 | #define ROMTABLE ((ROMTABLE_TypeDef *) ROMTABLE_BASE) /**< ROMTABLE base pointer */ |
| glebiuskv | 0:2f0e1e23c242 | 312 | |
| glebiuskv | 0:2f0e1e23c242 | 313 | /** @} End of group EFM32ZG210F4_Peripheral_Declaration */ |
| glebiuskv | 0:2f0e1e23c242 | 314 | |
| glebiuskv | 0:2f0e1e23c242 | 315 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 316 | * @defgroup EFM32ZG210F4_BitFields EFM32ZG210F4 Bit Fields |
| glebiuskv | 0:2f0e1e23c242 | 317 | * @{ |
| glebiuskv | 0:2f0e1e23c242 | 318 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 319 | |
| glebiuskv | 0:2f0e1e23c242 | 320 | #include "efm32zg_prs_signals.h" |
| glebiuskv | 0:2f0e1e23c242 | 321 | #include "efm32zg_dmareq.h" |
| glebiuskv | 0:2f0e1e23c242 | 322 | #include "efm32zg_dmactrl.h" |
| glebiuskv | 0:2f0e1e23c242 | 323 | |
| glebiuskv | 0:2f0e1e23c242 | 324 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 325 | * @defgroup EFM32ZG210F4_UNLOCK EFM32ZG210F4 Unlock Codes |
| glebiuskv | 0:2f0e1e23c242 | 326 | * @{ |
| glebiuskv | 0:2f0e1e23c242 | 327 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 328 | #define MSC_UNLOCK_CODE 0x1B71 /**< MSC unlock code */ |
| glebiuskv | 0:2f0e1e23c242 | 329 | #define EMU_UNLOCK_CODE 0xADE8 /**< EMU unlock code */ |
| glebiuskv | 0:2f0e1e23c242 | 330 | #define CMU_UNLOCK_CODE 0x580E /**< CMU unlock code */ |
| glebiuskv | 0:2f0e1e23c242 | 331 | #define TIMER_UNLOCK_CODE 0xCE80 /**< TIMER unlock code */ |
| glebiuskv | 0:2f0e1e23c242 | 332 | #define GPIO_UNLOCK_CODE 0xA534 /**< GPIO unlock code */ |
| glebiuskv | 0:2f0e1e23c242 | 333 | |
| glebiuskv | 0:2f0e1e23c242 | 334 | /** @} End of group EFM32ZG210F4_UNLOCK */ |
| glebiuskv | 0:2f0e1e23c242 | 335 | |
| glebiuskv | 0:2f0e1e23c242 | 336 | /** @} End of group EFM32ZG210F4_BitFields */ |
| glebiuskv | 0:2f0e1e23c242 | 337 | |
| glebiuskv | 0:2f0e1e23c242 | 338 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 339 | * @defgroup EFM32ZG210F4_Alternate_Function EFM32ZG210F4 Alternate Function |
| glebiuskv | 0:2f0e1e23c242 | 340 | * @{ |
| glebiuskv | 0:2f0e1e23c242 | 341 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 342 | |
| glebiuskv | 0:2f0e1e23c242 | 343 | #include "efm32zg_af_ports.h" |
| glebiuskv | 0:2f0e1e23c242 | 344 | #include "efm32zg_af_pins.h" |
| glebiuskv | 0:2f0e1e23c242 | 345 | |
| glebiuskv | 0:2f0e1e23c242 | 346 | /** @} End of group EFM32ZG210F4_Alternate_Function */ |
| glebiuskv | 0:2f0e1e23c242 | 347 | |
| glebiuskv | 0:2f0e1e23c242 | 348 | /**************************************************************************//** |
| glebiuskv | 0:2f0e1e23c242 | 349 | * @brief Set the value of a bit field within a register. |
| glebiuskv | 0:2f0e1e23c242 | 350 | * |
| glebiuskv | 0:2f0e1e23c242 | 351 | * @param REG |
| glebiuskv | 0:2f0e1e23c242 | 352 | * The register to update |
| glebiuskv | 0:2f0e1e23c242 | 353 | * @param MASK |
| glebiuskv | 0:2f0e1e23c242 | 354 | * The mask for the bit field to update |
| glebiuskv | 0:2f0e1e23c242 | 355 | * @param VALUE |
| glebiuskv | 0:2f0e1e23c242 | 356 | * The value to write to the bit field |
| glebiuskv | 0:2f0e1e23c242 | 357 | * @param OFFSET |
| glebiuskv | 0:2f0e1e23c242 | 358 | * The number of bits that the field is offset within the register. |
| glebiuskv | 0:2f0e1e23c242 | 359 | * 0 (zero) means LSB. |
| glebiuskv | 0:2f0e1e23c242 | 360 | *****************************************************************************/ |
| glebiuskv | 0:2f0e1e23c242 | 361 | #define SET_BIT_FIELD(REG, MASK, VALUE, OFFSET) \ |
| glebiuskv | 0:2f0e1e23c242 | 362 | REG = ((REG) &~(MASK)) | (((VALUE) << (OFFSET)) & (MASK)); |
| glebiuskv | 0:2f0e1e23c242 | 363 | |
| glebiuskv | 0:2f0e1e23c242 | 364 | /** @} End of group EFM32ZG210F4 */ |
| glebiuskv | 0:2f0e1e23c242 | 365 | |
| glebiuskv | 0:2f0e1e23c242 | 366 | /** @} End of group Parts */ |
| glebiuskv | 0:2f0e1e23c242 | 367 | |
| glebiuskv | 0:2f0e1e23c242 | 368 | #ifdef __cplusplus |
| glebiuskv | 0:2f0e1e23c242 | 369 | } |
| glebiuskv | 0:2f0e1e23c242 | 370 | #endif |
| glebiuskv | 0:2f0e1e23c242 | 371 | #endif /* EFM32ZG210F4_H */ |