Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
Fork of MODSERIAL by
Device/MODSERIAL_LPC1768.cpp@33:a65f89de75c5, 2014-05-11 (annotated)
- Committer:
- Sissors
- Date:
- Sun May 11 19:28:04 2014 +0000
- Revision:
- 33:a65f89de75c5
- Parent:
- 28:76793a84f9e5
Fixed ts_busy according to: http://mbed.org/questions/3404/Can-I-have-more-comment-on-my-MODSERIAL-/
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
Sissors | 27:9c93ce7cb9d8 | 1 | #ifdef TARGET_LPC1768 |
Sissors | 27:9c93ce7cb9d8 | 2 | #include "MODSERIAL.h" |
Sissors | 27:9c93ce7cb9d8 | 3 | |
Sissors | 27:9c93ce7cb9d8 | 4 | |
Sissors | 27:9c93ce7cb9d8 | 5 | void MODSERIAL::setBase(void ) { |
Sissors | 27:9c93ce7cb9d8 | 6 | switch( _serial.index ) { |
Sissors | 27:9c93ce7cb9d8 | 7 | case 0: _base = LPC_UART0; _IRQ = UART0_IRQn; break; |
Sissors | 27:9c93ce7cb9d8 | 8 | case 1: _base = LPC_UART1; _IRQ = UART1_IRQn; break; |
Sissors | 27:9c93ce7cb9d8 | 9 | case 2: _base = LPC_UART2; _IRQ = UART2_IRQn; break; |
Sissors | 27:9c93ce7cb9d8 | 10 | case 3: _base = LPC_UART3; _IRQ = UART3_IRQn; break; |
Sissors | 27:9c93ce7cb9d8 | 11 | default: _base = NULL; _IRQ = (IRQn_Type)NULL; break; |
Sissors | 27:9c93ce7cb9d8 | 12 | } |
Sissors | 27:9c93ce7cb9d8 | 13 | } |
Sissors | 27:9c93ce7cb9d8 | 14 | |
Sissors | 28:76793a84f9e5 | 15 | void MODSERIAL::initDevice(void) { |
Sissors | 28:76793a84f9e5 | 16 | ((LPC_UART_TypeDef*)_base)->FCR = (1UL<<0) + (1UL<<1) + (1UL<<2); |
Sissors | 28:76793a84f9e5 | 17 | } |
Sissors | 28:76793a84f9e5 | 18 | |
Sissors | 27:9c93ce7cb9d8 | 19 | bool MODSERIAL::txIsBusy( void ) |
Sissors | 27:9c93ce7cb9d8 | 20 | { |
Sissors | 33:a65f89de75c5 | 21 | return ( (((LPC_UART_TypeDef*)_base)->LSR & ( 1UL << 6 )) == 0 ) ? true : false; |
Sissors | 27:9c93ce7cb9d8 | 22 | } |
Sissors | 27:9c93ce7cb9d8 | 23 | |
Sissors | 27:9c93ce7cb9d8 | 24 | #endif |