Zeroday Hong / mbed-dev

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed-dev by mbed official

targets/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFM32HG/device/efm32hg_pcnt.h@150:02e0a0aed4ec, 2016-11-08 (annotated)

Committer:
<>
Date:
Tue Nov 08 17:45:16 2016 +0000
Revision:
150:02e0a0aed4ec
Child:
161:2cc1468da177
This updates the lib to the mbed lib v129

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 150:02e0a0aed4ec 1 /**************************************************************************//**
<> 150:02e0a0aed4ec 2 * @file efm32hg_pcnt.h
<> 150:02e0a0aed4ec 3 * @brief EFM32HG_PCNT register and bit field definitions
<> 150:02e0a0aed4ec 4 * @version 5.0.0
<> 150:02e0a0aed4ec 5 ******************************************************************************
<> 150:02e0a0aed4ec 6 * @section License
<> 150:02e0a0aed4ec 7 * <b>Copyright 2016 Silicon Laboratories, Inc. http://www.silabs.com</b>
<> 150:02e0a0aed4ec 8 ******************************************************************************
<> 150:02e0a0aed4ec 9 *
<> 150:02e0a0aed4ec 10 * Permission is granted to anyone to use this software for any purpose,
<> 150:02e0a0aed4ec 11 * including commercial applications, and to alter it and redistribute it
<> 150:02e0a0aed4ec 12 * freely, subject to the following restrictions:
<> 150:02e0a0aed4ec 13 *
<> 150:02e0a0aed4ec 14 * 1. The origin of this software must not be misrepresented; you must not
<> 150:02e0a0aed4ec 15 * claim that you wrote the original software.@n
<> 150:02e0a0aed4ec 16 * 2. Altered source versions must be plainly marked as such, and must not be
<> 150:02e0a0aed4ec 17 * misrepresented as being the original software.@n
<> 150:02e0a0aed4ec 18 * 3. This notice may not be removed or altered from any source distribution.
<> 150:02e0a0aed4ec 19 *
<> 150:02e0a0aed4ec 20 * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.
<> 150:02e0a0aed4ec 21 * has no obligation to support this Software. Silicon Laboratories, Inc. is
<> 150:02e0a0aed4ec 22 * providing the Software "AS IS", with no express or implied warranties of any
<> 150:02e0a0aed4ec 23 * kind, including, but not limited to, any implied warranties of
<> 150:02e0a0aed4ec 24 * merchantability or fitness for any particular purpose or warranties against
<> 150:02e0a0aed4ec 25 * infringement of any proprietary rights of a third party.
<> 150:02e0a0aed4ec 26 *
<> 150:02e0a0aed4ec 27 * Silicon Laboratories, Inc. will not be liable for any consequential,
<> 150:02e0a0aed4ec 28 * incidental, or special damages, or any other relief, or for any claim by
<> 150:02e0a0aed4ec 29 * any third party, arising from your use of this Software.
<> 150:02e0a0aed4ec 30 *
<> 150:02e0a0aed4ec 31 *****************************************************************************/
<> 150:02e0a0aed4ec 32 /**************************************************************************//**
<> 150:02e0a0aed4ec 33 * @addtogroup Parts
<> 150:02e0a0aed4ec 34 * @{
<> 150:02e0a0aed4ec 35 ******************************************************************************/
<> 150:02e0a0aed4ec 36 /**************************************************************************//**
<> 150:02e0a0aed4ec 37 * @defgroup EFM32HG_PCNT
<> 150:02e0a0aed4ec 38 * @{
<> 150:02e0a0aed4ec 39 * @brief EFM32HG_PCNT Register Declaration
<> 150:02e0a0aed4ec 40 *****************************************************************************/
<> 150:02e0a0aed4ec 41 typedef struct
<> 150:02e0a0aed4ec 42 {
<> 150:02e0a0aed4ec 43 __IOM uint32_t CTRL; /**< Control Register */
<> 150:02e0a0aed4ec 44 __IOM uint32_t CMD; /**< Command Register */
<> 150:02e0a0aed4ec 45 __IM uint32_t STATUS; /**< Status Register */
<> 150:02e0a0aed4ec 46 __IM uint32_t CNT; /**< Counter Value Register */
<> 150:02e0a0aed4ec 47 __IM uint32_t TOP; /**< Top Value Register */
<> 150:02e0a0aed4ec 48 __IOM uint32_t TOPB; /**< Top Value Buffer Register */
<> 150:02e0a0aed4ec 49 __IM uint32_t IF; /**< Interrupt Flag Register */
<> 150:02e0a0aed4ec 50 __IOM uint32_t IFS; /**< Interrupt Flag Set Register */
<> 150:02e0a0aed4ec 51 __IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
<> 150:02e0a0aed4ec 52 __IOM uint32_t IEN; /**< Interrupt Enable Register */
<> 150:02e0a0aed4ec 53 __IOM uint32_t ROUTE; /**< I/O Routing Register */
<> 150:02e0a0aed4ec 54
<> 150:02e0a0aed4ec 55 __IOM uint32_t FREEZE; /**< Freeze Register */
<> 150:02e0a0aed4ec 56 __IM uint32_t SYNCBUSY; /**< Synchronization Busy Register */
<> 150:02e0a0aed4ec 57
<> 150:02e0a0aed4ec 58 uint32_t RESERVED0[1]; /**< Reserved for future use **/
<> 150:02e0a0aed4ec 59 __IOM uint32_t AUXCNT; /**< Auxiliary Counter Value Register */
<> 150:02e0a0aed4ec 60 __IOM uint32_t INPUT; /**< PCNT Input Register */
<> 150:02e0a0aed4ec 61 } PCNT_TypeDef; /** @} */
<> 150:02e0a0aed4ec 62
<> 150:02e0a0aed4ec 63 /**************************************************************************//**
<> 150:02e0a0aed4ec 64 * @defgroup EFM32HG_PCNT_BitFields
<> 150:02e0a0aed4ec 65 * @{
<> 150:02e0a0aed4ec 66 *****************************************************************************/
<> 150:02e0a0aed4ec 67
<> 150:02e0a0aed4ec 68 /* Bit fields for PCNT CTRL */
<> 150:02e0a0aed4ec 69 #define _PCNT_CTRL_RESETVALUE 0x00000000UL /**< Default value for PCNT_CTRL */
<> 150:02e0a0aed4ec 70 #define _PCNT_CTRL_MASK 0xFECCCF7FUL /**< Mask for PCNT_CTRL */
<> 150:02e0a0aed4ec 71 #define _PCNT_CTRL_MODE_SHIFT 0 /**< Shift value for PCNT_MODE */
<> 150:02e0a0aed4ec 72 #define _PCNT_CTRL_MODE_MASK 0x3UL /**< Bit mask for PCNT_MODE */
<> 150:02e0a0aed4ec 73 #define _PCNT_CTRL_MODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 74 #define _PCNT_CTRL_MODE_DISABLE 0x00000000UL /**< Mode DISABLE for PCNT_CTRL */
<> 150:02e0a0aed4ec 75 #define _PCNT_CTRL_MODE_OVSSINGLE 0x00000001UL /**< Mode OVSSINGLE for PCNT_CTRL */
<> 150:02e0a0aed4ec 76 #define _PCNT_CTRL_MODE_EXTCLKSINGLE 0x00000002UL /**< Mode EXTCLKSINGLE for PCNT_CTRL */
<> 150:02e0a0aed4ec 77 #define _PCNT_CTRL_MODE_EXTCLKQUAD 0x00000003UL /**< Mode EXTCLKQUAD for PCNT_CTRL */
<> 150:02e0a0aed4ec 78 #define PCNT_CTRL_MODE_DEFAULT (_PCNT_CTRL_MODE_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 79 #define PCNT_CTRL_MODE_DISABLE (_PCNT_CTRL_MODE_DISABLE << 0) /**< Shifted mode DISABLE for PCNT_CTRL */
<> 150:02e0a0aed4ec 80 #define PCNT_CTRL_MODE_OVSSINGLE (_PCNT_CTRL_MODE_OVSSINGLE << 0) /**< Shifted mode OVSSINGLE for PCNT_CTRL */
<> 150:02e0a0aed4ec 81 #define PCNT_CTRL_MODE_EXTCLKSINGLE (_PCNT_CTRL_MODE_EXTCLKSINGLE << 0) /**< Shifted mode EXTCLKSINGLE for PCNT_CTRL */
<> 150:02e0a0aed4ec 82 #define PCNT_CTRL_MODE_EXTCLKQUAD (_PCNT_CTRL_MODE_EXTCLKQUAD << 0) /**< Shifted mode EXTCLKQUAD for PCNT_CTRL */
<> 150:02e0a0aed4ec 83 #define PCNT_CTRL_CNTDIR (0x1UL << 2) /**< Non-Quadrature Mode Counter Direction Control */
<> 150:02e0a0aed4ec 84 #define _PCNT_CTRL_CNTDIR_SHIFT 2 /**< Shift value for PCNT_CNTDIR */
<> 150:02e0a0aed4ec 85 #define _PCNT_CTRL_CNTDIR_MASK 0x4UL /**< Bit mask for PCNT_CNTDIR */
<> 150:02e0a0aed4ec 86 #define _PCNT_CTRL_CNTDIR_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 87 #define _PCNT_CTRL_CNTDIR_UP 0x00000000UL /**< Mode UP for PCNT_CTRL */
<> 150:02e0a0aed4ec 88 #define _PCNT_CTRL_CNTDIR_DOWN 0x00000001UL /**< Mode DOWN for PCNT_CTRL */
<> 150:02e0a0aed4ec 89 #define PCNT_CTRL_CNTDIR_DEFAULT (_PCNT_CTRL_CNTDIR_DEFAULT << 2) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 90 #define PCNT_CTRL_CNTDIR_UP (_PCNT_CTRL_CNTDIR_UP << 2) /**< Shifted mode UP for PCNT_CTRL */
<> 150:02e0a0aed4ec 91 #define PCNT_CTRL_CNTDIR_DOWN (_PCNT_CTRL_CNTDIR_DOWN << 2) /**< Shifted mode DOWN for PCNT_CTRL */
<> 150:02e0a0aed4ec 92 #define PCNT_CTRL_EDGE (0x1UL << 3) /**< Edge Select */
<> 150:02e0a0aed4ec 93 #define _PCNT_CTRL_EDGE_SHIFT 3 /**< Shift value for PCNT_EDGE */
<> 150:02e0a0aed4ec 94 #define _PCNT_CTRL_EDGE_MASK 0x8UL /**< Bit mask for PCNT_EDGE */
<> 150:02e0a0aed4ec 95 #define _PCNT_CTRL_EDGE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 96 #define _PCNT_CTRL_EDGE_POS 0x00000000UL /**< Mode POS for PCNT_CTRL */
<> 150:02e0a0aed4ec 97 #define _PCNT_CTRL_EDGE_NEG 0x00000001UL /**< Mode NEG for PCNT_CTRL */
<> 150:02e0a0aed4ec 98 #define PCNT_CTRL_EDGE_DEFAULT (_PCNT_CTRL_EDGE_DEFAULT << 3) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 99 #define PCNT_CTRL_EDGE_POS (_PCNT_CTRL_EDGE_POS << 3) /**< Shifted mode POS for PCNT_CTRL */
<> 150:02e0a0aed4ec 100 #define PCNT_CTRL_EDGE_NEG (_PCNT_CTRL_EDGE_NEG << 3) /**< Shifted mode NEG for PCNT_CTRL */
<> 150:02e0a0aed4ec 101 #define PCNT_CTRL_FILT (0x1UL << 4) /**< Enable Digital Pulse Width Filter */
<> 150:02e0a0aed4ec 102 #define _PCNT_CTRL_FILT_SHIFT 4 /**< Shift value for PCNT_FILT */
<> 150:02e0a0aed4ec 103 #define _PCNT_CTRL_FILT_MASK 0x10UL /**< Bit mask for PCNT_FILT */
<> 150:02e0a0aed4ec 104 #define _PCNT_CTRL_FILT_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 105 #define PCNT_CTRL_FILT_DEFAULT (_PCNT_CTRL_FILT_DEFAULT << 4) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 106 #define PCNT_CTRL_RSTEN (0x1UL << 5) /**< Enable PCNT Clock Domain Reset */
<> 150:02e0a0aed4ec 107 #define _PCNT_CTRL_RSTEN_SHIFT 5 /**< Shift value for PCNT_RSTEN */
<> 150:02e0a0aed4ec 108 #define _PCNT_CTRL_RSTEN_MASK 0x20UL /**< Bit mask for PCNT_RSTEN */
<> 150:02e0a0aed4ec 109 #define _PCNT_CTRL_RSTEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 110 #define PCNT_CTRL_RSTEN_DEFAULT (_PCNT_CTRL_RSTEN_DEFAULT << 5) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 111 #define PCNT_CTRL_AUXCNTRSTEN (0x1UL << 6) /**< Enable AUXCNT Reset */
<> 150:02e0a0aed4ec 112 #define _PCNT_CTRL_AUXCNTRSTEN_SHIFT 6 /**< Shift value for PCNT_AUXCNTRSTEN */
<> 150:02e0a0aed4ec 113 #define _PCNT_CTRL_AUXCNTRSTEN_MASK 0x40UL /**< Bit mask for PCNT_AUXCNTRSTEN */
<> 150:02e0a0aed4ec 114 #define _PCNT_CTRL_AUXCNTRSTEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 115 #define PCNT_CTRL_AUXCNTRSTEN_DEFAULT (_PCNT_CTRL_AUXCNTRSTEN_DEFAULT << 6) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 116 #define PCNT_CTRL_HYST (0x1UL << 8) /**< Enable Hysteresis */
<> 150:02e0a0aed4ec 117 #define _PCNT_CTRL_HYST_SHIFT 8 /**< Shift value for PCNT_HYST */
<> 150:02e0a0aed4ec 118 #define _PCNT_CTRL_HYST_MASK 0x100UL /**< Bit mask for PCNT_HYST */
<> 150:02e0a0aed4ec 119 #define _PCNT_CTRL_HYST_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 120 #define PCNT_CTRL_HYST_DEFAULT (_PCNT_CTRL_HYST_DEFAULT << 8) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 121 #define PCNT_CTRL_S1CDIR (0x1UL << 9) /**< Count direction determined by S1 */
<> 150:02e0a0aed4ec 122 #define _PCNT_CTRL_S1CDIR_SHIFT 9 /**< Shift value for PCNT_S1CDIR */
<> 150:02e0a0aed4ec 123 #define _PCNT_CTRL_S1CDIR_MASK 0x200UL /**< Bit mask for PCNT_S1CDIR */
<> 150:02e0a0aed4ec 124 #define _PCNT_CTRL_S1CDIR_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 125 #define PCNT_CTRL_S1CDIR_DEFAULT (_PCNT_CTRL_S1CDIR_DEFAULT << 9) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 126 #define _PCNT_CTRL_CNTEV_SHIFT 10 /**< Shift value for PCNT_CNTEV */
<> 150:02e0a0aed4ec 127 #define _PCNT_CTRL_CNTEV_MASK 0xC00UL /**< Bit mask for PCNT_CNTEV */
<> 150:02e0a0aed4ec 128 #define _PCNT_CTRL_CNTEV_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 129 #define _PCNT_CTRL_CNTEV_BOTH 0x00000000UL /**< Mode BOTH for PCNT_CTRL */
<> 150:02e0a0aed4ec 130 #define _PCNT_CTRL_CNTEV_UP 0x00000001UL /**< Mode UP for PCNT_CTRL */
<> 150:02e0a0aed4ec 131 #define _PCNT_CTRL_CNTEV_DOWN 0x00000002UL /**< Mode DOWN for PCNT_CTRL */
<> 150:02e0a0aed4ec 132 #define _PCNT_CTRL_CNTEV_NONE 0x00000003UL /**< Mode NONE for PCNT_CTRL */
<> 150:02e0a0aed4ec 133 #define PCNT_CTRL_CNTEV_DEFAULT (_PCNT_CTRL_CNTEV_DEFAULT << 10) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 134 #define PCNT_CTRL_CNTEV_BOTH (_PCNT_CTRL_CNTEV_BOTH << 10) /**< Shifted mode BOTH for PCNT_CTRL */
<> 150:02e0a0aed4ec 135 #define PCNT_CTRL_CNTEV_UP (_PCNT_CTRL_CNTEV_UP << 10) /**< Shifted mode UP for PCNT_CTRL */
<> 150:02e0a0aed4ec 136 #define PCNT_CTRL_CNTEV_DOWN (_PCNT_CTRL_CNTEV_DOWN << 10) /**< Shifted mode DOWN for PCNT_CTRL */
<> 150:02e0a0aed4ec 137 #define PCNT_CTRL_CNTEV_NONE (_PCNT_CTRL_CNTEV_NONE << 10) /**< Shifted mode NONE for PCNT_CTRL */
<> 150:02e0a0aed4ec 138 #define _PCNT_CTRL_AUXCNTEV_SHIFT 14 /**< Shift value for PCNT_AUXCNTEV */
<> 150:02e0a0aed4ec 139 #define _PCNT_CTRL_AUXCNTEV_MASK 0xC000UL /**< Bit mask for PCNT_AUXCNTEV */
<> 150:02e0a0aed4ec 140 #define _PCNT_CTRL_AUXCNTEV_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 141 #define _PCNT_CTRL_AUXCNTEV_NONE 0x00000000UL /**< Mode NONE for PCNT_CTRL */
<> 150:02e0a0aed4ec 142 #define _PCNT_CTRL_AUXCNTEV_UP 0x00000001UL /**< Mode UP for PCNT_CTRL */
<> 150:02e0a0aed4ec 143 #define _PCNT_CTRL_AUXCNTEV_DOWN 0x00000002UL /**< Mode DOWN for PCNT_CTRL */
<> 150:02e0a0aed4ec 144 #define _PCNT_CTRL_AUXCNTEV_BOTH 0x00000003UL /**< Mode BOTH for PCNT_CTRL */
<> 150:02e0a0aed4ec 145 #define PCNT_CTRL_AUXCNTEV_DEFAULT (_PCNT_CTRL_AUXCNTEV_DEFAULT << 14) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 146 #define PCNT_CTRL_AUXCNTEV_NONE (_PCNT_CTRL_AUXCNTEV_NONE << 14) /**< Shifted mode NONE for PCNT_CTRL */
<> 150:02e0a0aed4ec 147 #define PCNT_CTRL_AUXCNTEV_UP (_PCNT_CTRL_AUXCNTEV_UP << 14) /**< Shifted mode UP for PCNT_CTRL */
<> 150:02e0a0aed4ec 148 #define PCNT_CTRL_AUXCNTEV_DOWN (_PCNT_CTRL_AUXCNTEV_DOWN << 14) /**< Shifted mode DOWN for PCNT_CTRL */
<> 150:02e0a0aed4ec 149 #define PCNT_CTRL_AUXCNTEV_BOTH (_PCNT_CTRL_AUXCNTEV_BOTH << 14) /**< Shifted mode BOTH for PCNT_CTRL */
<> 150:02e0a0aed4ec 150 #define _PCNT_CTRL_TCCMODE_SHIFT 18 /**< Shift value for PCNT_TCCMODE */
<> 150:02e0a0aed4ec 151 #define _PCNT_CTRL_TCCMODE_MASK 0xC0000UL /**< Bit mask for PCNT_TCCMODE */
<> 150:02e0a0aed4ec 152 #define _PCNT_CTRL_TCCMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 153 #define _PCNT_CTRL_TCCMODE_DISABLED 0x00000000UL /**< Mode DISABLED for PCNT_CTRL */
<> 150:02e0a0aed4ec 154 #define _PCNT_CTRL_TCCMODE_LFA 0x00000001UL /**< Mode LFA for PCNT_CTRL */
<> 150:02e0a0aed4ec 155 #define _PCNT_CTRL_TCCMODE_PRS 0x00000002UL /**< Mode PRS for PCNT_CTRL */
<> 150:02e0a0aed4ec 156 #define PCNT_CTRL_TCCMODE_DEFAULT (_PCNT_CTRL_TCCMODE_DEFAULT << 18) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 157 #define PCNT_CTRL_TCCMODE_DISABLED (_PCNT_CTRL_TCCMODE_DISABLED << 18) /**< Shifted mode DISABLED for PCNT_CTRL */
<> 150:02e0a0aed4ec 158 #define PCNT_CTRL_TCCMODE_LFA (_PCNT_CTRL_TCCMODE_LFA << 18) /**< Shifted mode LFA for PCNT_CTRL */
<> 150:02e0a0aed4ec 159 #define PCNT_CTRL_TCCMODE_PRS (_PCNT_CTRL_TCCMODE_PRS << 18) /**< Shifted mode PRS for PCNT_CTRL */
<> 150:02e0a0aed4ec 160 #define _PCNT_CTRL_TCCPRESC_SHIFT 22 /**< Shift value for PCNT_TCCPRESC */
<> 150:02e0a0aed4ec 161 #define _PCNT_CTRL_TCCPRESC_MASK 0xC00000UL /**< Bit mask for PCNT_TCCPRESC */
<> 150:02e0a0aed4ec 162 #define _PCNT_CTRL_TCCPRESC_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 163 #define _PCNT_CTRL_TCCPRESC_DIV1 0x00000000UL /**< Mode DIV1 for PCNT_CTRL */
<> 150:02e0a0aed4ec 164 #define _PCNT_CTRL_TCCPRESC_DIV2 0x00000001UL /**< Mode DIV2 for PCNT_CTRL */
<> 150:02e0a0aed4ec 165 #define _PCNT_CTRL_TCCPRESC_DIV4 0x00000002UL /**< Mode DIV4 for PCNT_CTRL */
<> 150:02e0a0aed4ec 166 #define _PCNT_CTRL_TCCPRESC_DIV8 0x00000003UL /**< Mode DIV8 for PCNT_CTRL */
<> 150:02e0a0aed4ec 167 #define PCNT_CTRL_TCCPRESC_DEFAULT (_PCNT_CTRL_TCCPRESC_DEFAULT << 22) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 168 #define PCNT_CTRL_TCCPRESC_DIV1 (_PCNT_CTRL_TCCPRESC_DIV1 << 22) /**< Shifted mode DIV1 for PCNT_CTRL */
<> 150:02e0a0aed4ec 169 #define PCNT_CTRL_TCCPRESC_DIV2 (_PCNT_CTRL_TCCPRESC_DIV2 << 22) /**< Shifted mode DIV2 for PCNT_CTRL */
<> 150:02e0a0aed4ec 170 #define PCNT_CTRL_TCCPRESC_DIV4 (_PCNT_CTRL_TCCPRESC_DIV4 << 22) /**< Shifted mode DIV4 for PCNT_CTRL */
<> 150:02e0a0aed4ec 171 #define PCNT_CTRL_TCCPRESC_DIV8 (_PCNT_CTRL_TCCPRESC_DIV8 << 22) /**< Shifted mode DIV8 for PCNT_CTRL */
<> 150:02e0a0aed4ec 172 #define _PCNT_CTRL_TCCCOMP_SHIFT 25 /**< Shift value for PCNT_TCCCOMP */
<> 150:02e0a0aed4ec 173 #define _PCNT_CTRL_TCCCOMP_MASK 0x6000000UL /**< Bit mask for PCNT_TCCCOMP */
<> 150:02e0a0aed4ec 174 #define _PCNT_CTRL_TCCCOMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 175 #define _PCNT_CTRL_TCCCOMP_LTOE 0x00000000UL /**< Mode LTOE for PCNT_CTRL */
<> 150:02e0a0aed4ec 176 #define _PCNT_CTRL_TCCCOMP_GTOE 0x00000001UL /**< Mode GTOE for PCNT_CTRL */
<> 150:02e0a0aed4ec 177 #define _PCNT_CTRL_TCCCOMP_RANGE 0x00000002UL /**< Mode RANGE for PCNT_CTRL */
<> 150:02e0a0aed4ec 178 #define PCNT_CTRL_TCCCOMP_DEFAULT (_PCNT_CTRL_TCCCOMP_DEFAULT << 25) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 179 #define PCNT_CTRL_TCCCOMP_LTOE (_PCNT_CTRL_TCCCOMP_LTOE << 25) /**< Shifted mode LTOE for PCNT_CTRL */
<> 150:02e0a0aed4ec 180 #define PCNT_CTRL_TCCCOMP_GTOE (_PCNT_CTRL_TCCCOMP_GTOE << 25) /**< Shifted mode GTOE for PCNT_CTRL */
<> 150:02e0a0aed4ec 181 #define PCNT_CTRL_TCCCOMP_RANGE (_PCNT_CTRL_TCCCOMP_RANGE << 25) /**< Shifted mode RANGE for PCNT_CTRL */
<> 150:02e0a0aed4ec 182 #define PCNT_CTRL_PRSGATEEN (0x1UL << 27) /**< PRS gate enable */
<> 150:02e0a0aed4ec 183 #define _PCNT_CTRL_PRSGATEEN_SHIFT 27 /**< Shift value for PCNT_PRSGATEEN */
<> 150:02e0a0aed4ec 184 #define _PCNT_CTRL_PRSGATEEN_MASK 0x8000000UL /**< Bit mask for PCNT_PRSGATEEN */
<> 150:02e0a0aed4ec 185 #define _PCNT_CTRL_PRSGATEEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 186 #define PCNT_CTRL_PRSGATEEN_DEFAULT (_PCNT_CTRL_PRSGATEEN_DEFAULT << 27) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 187 #define PCNT_CTRL_TCCPRSPOL (0x1UL << 28) /**< TCC PRS polarity select */
<> 150:02e0a0aed4ec 188 #define _PCNT_CTRL_TCCPRSPOL_SHIFT 28 /**< Shift value for PCNT_TCCPRSPOL */
<> 150:02e0a0aed4ec 189 #define _PCNT_CTRL_TCCPRSPOL_MASK 0x10000000UL /**< Bit mask for PCNT_TCCPRSPOL */
<> 150:02e0a0aed4ec 190 #define _PCNT_CTRL_TCCPRSPOL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 191 #define _PCNT_CTRL_TCCPRSPOL_RISING 0x00000000UL /**< Mode RISING for PCNT_CTRL */
<> 150:02e0a0aed4ec 192 #define _PCNT_CTRL_TCCPRSPOL_FALLING 0x00000001UL /**< Mode FALLING for PCNT_CTRL */
<> 150:02e0a0aed4ec 193 #define PCNT_CTRL_TCCPRSPOL_DEFAULT (_PCNT_CTRL_TCCPRSPOL_DEFAULT << 28) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 194 #define PCNT_CTRL_TCCPRSPOL_RISING (_PCNT_CTRL_TCCPRSPOL_RISING << 28) /**< Shifted mode RISING for PCNT_CTRL */
<> 150:02e0a0aed4ec 195 #define PCNT_CTRL_TCCPRSPOL_FALLING (_PCNT_CTRL_TCCPRSPOL_FALLING << 28) /**< Shifted mode FALLING for PCNT_CTRL */
<> 150:02e0a0aed4ec 196 #define _PCNT_CTRL_TCCPRSSEL_SHIFT 29 /**< Shift value for PCNT_TCCPRSSEL */
<> 150:02e0a0aed4ec 197 #define _PCNT_CTRL_TCCPRSSEL_MASK 0xE0000000UL /**< Bit mask for PCNT_TCCPRSSEL */
<> 150:02e0a0aed4ec 198 #define _PCNT_CTRL_TCCPRSSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 199 #define _PCNT_CTRL_TCCPRSSEL_PRSCH0 0x00000000UL /**< Mode PRSCH0 for PCNT_CTRL */
<> 150:02e0a0aed4ec 200 #define _PCNT_CTRL_TCCPRSSEL_PRSCH1 0x00000001UL /**< Mode PRSCH1 for PCNT_CTRL */
<> 150:02e0a0aed4ec 201 #define _PCNT_CTRL_TCCPRSSEL_PRSCH2 0x00000002UL /**< Mode PRSCH2 for PCNT_CTRL */
<> 150:02e0a0aed4ec 202 #define _PCNT_CTRL_TCCPRSSEL_PRSCH3 0x00000003UL /**< Mode PRSCH3 for PCNT_CTRL */
<> 150:02e0a0aed4ec 203 #define _PCNT_CTRL_TCCPRSSEL_PRSCH4 0x00000004UL /**< Mode PRSCH4 for PCNT_CTRL */
<> 150:02e0a0aed4ec 204 #define _PCNT_CTRL_TCCPRSSEL_PRSCH5 0x00000005UL /**< Mode PRSCH5 for PCNT_CTRL */
<> 150:02e0a0aed4ec 205 #define PCNT_CTRL_TCCPRSSEL_DEFAULT (_PCNT_CTRL_TCCPRSSEL_DEFAULT << 29) /**< Shifted mode DEFAULT for PCNT_CTRL */
<> 150:02e0a0aed4ec 206 #define PCNT_CTRL_TCCPRSSEL_PRSCH0 (_PCNT_CTRL_TCCPRSSEL_PRSCH0 << 29) /**< Shifted mode PRSCH0 for PCNT_CTRL */
<> 150:02e0a0aed4ec 207 #define PCNT_CTRL_TCCPRSSEL_PRSCH1 (_PCNT_CTRL_TCCPRSSEL_PRSCH1 << 29) /**< Shifted mode PRSCH1 for PCNT_CTRL */
<> 150:02e0a0aed4ec 208 #define PCNT_CTRL_TCCPRSSEL_PRSCH2 (_PCNT_CTRL_TCCPRSSEL_PRSCH2 << 29) /**< Shifted mode PRSCH2 for PCNT_CTRL */
<> 150:02e0a0aed4ec 209 #define PCNT_CTRL_TCCPRSSEL_PRSCH3 (_PCNT_CTRL_TCCPRSSEL_PRSCH3 << 29) /**< Shifted mode PRSCH3 for PCNT_CTRL */
<> 150:02e0a0aed4ec 210 #define PCNT_CTRL_TCCPRSSEL_PRSCH4 (_PCNT_CTRL_TCCPRSSEL_PRSCH4 << 29) /**< Shifted mode PRSCH4 for PCNT_CTRL */
<> 150:02e0a0aed4ec 211 #define PCNT_CTRL_TCCPRSSEL_PRSCH5 (_PCNT_CTRL_TCCPRSSEL_PRSCH5 << 29) /**< Shifted mode PRSCH5 for PCNT_CTRL */
<> 150:02e0a0aed4ec 212
<> 150:02e0a0aed4ec 213 /* Bit fields for PCNT CMD */
<> 150:02e0a0aed4ec 214 #define _PCNT_CMD_RESETVALUE 0x00000000UL /**< Default value for PCNT_CMD */
<> 150:02e0a0aed4ec 215 #define _PCNT_CMD_MASK 0x00000003UL /**< Mask for PCNT_CMD */
<> 150:02e0a0aed4ec 216 #define PCNT_CMD_LCNTIM (0x1UL << 0) /**< Load CNT Immediately */
<> 150:02e0a0aed4ec 217 #define _PCNT_CMD_LCNTIM_SHIFT 0 /**< Shift value for PCNT_LCNTIM */
<> 150:02e0a0aed4ec 218 #define _PCNT_CMD_LCNTIM_MASK 0x1UL /**< Bit mask for PCNT_LCNTIM */
<> 150:02e0a0aed4ec 219 #define _PCNT_CMD_LCNTIM_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CMD */
<> 150:02e0a0aed4ec 220 #define PCNT_CMD_LCNTIM_DEFAULT (_PCNT_CMD_LCNTIM_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_CMD */
<> 150:02e0a0aed4ec 221 #define PCNT_CMD_LTOPBIM (0x1UL << 1) /**< Load TOPB Immediately */
<> 150:02e0a0aed4ec 222 #define _PCNT_CMD_LTOPBIM_SHIFT 1 /**< Shift value for PCNT_LTOPBIM */
<> 150:02e0a0aed4ec 223 #define _PCNT_CMD_LTOPBIM_MASK 0x2UL /**< Bit mask for PCNT_LTOPBIM */
<> 150:02e0a0aed4ec 224 #define _PCNT_CMD_LTOPBIM_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CMD */
<> 150:02e0a0aed4ec 225 #define PCNT_CMD_LTOPBIM_DEFAULT (_PCNT_CMD_LTOPBIM_DEFAULT << 1) /**< Shifted mode DEFAULT for PCNT_CMD */
<> 150:02e0a0aed4ec 226
<> 150:02e0a0aed4ec 227 /* Bit fields for PCNT STATUS */
<> 150:02e0a0aed4ec 228 #define _PCNT_STATUS_RESETVALUE 0x00000000UL /**< Default value for PCNT_STATUS */
<> 150:02e0a0aed4ec 229 #define _PCNT_STATUS_MASK 0x00000001UL /**< Mask for PCNT_STATUS */
<> 150:02e0a0aed4ec 230 #define PCNT_STATUS_DIR (0x1UL << 0) /**< Current Counter Direction */
<> 150:02e0a0aed4ec 231 #define _PCNT_STATUS_DIR_SHIFT 0 /**< Shift value for PCNT_DIR */
<> 150:02e0a0aed4ec 232 #define _PCNT_STATUS_DIR_MASK 0x1UL /**< Bit mask for PCNT_DIR */
<> 150:02e0a0aed4ec 233 #define _PCNT_STATUS_DIR_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_STATUS */
<> 150:02e0a0aed4ec 234 #define _PCNT_STATUS_DIR_UP 0x00000000UL /**< Mode UP for PCNT_STATUS */
<> 150:02e0a0aed4ec 235 #define _PCNT_STATUS_DIR_DOWN 0x00000001UL /**< Mode DOWN for PCNT_STATUS */
<> 150:02e0a0aed4ec 236 #define PCNT_STATUS_DIR_DEFAULT (_PCNT_STATUS_DIR_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_STATUS */
<> 150:02e0a0aed4ec 237 #define PCNT_STATUS_DIR_UP (_PCNT_STATUS_DIR_UP << 0) /**< Shifted mode UP for PCNT_STATUS */
<> 150:02e0a0aed4ec 238 #define PCNT_STATUS_DIR_DOWN (_PCNT_STATUS_DIR_DOWN << 0) /**< Shifted mode DOWN for PCNT_STATUS */
<> 150:02e0a0aed4ec 239
<> 150:02e0a0aed4ec 240 /* Bit fields for PCNT CNT */
<> 150:02e0a0aed4ec 241 #define _PCNT_CNT_RESETVALUE 0x00000000UL /**< Default value for PCNT_CNT */
<> 150:02e0a0aed4ec 242 #define _PCNT_CNT_MASK 0x0000FFFFUL /**< Mask for PCNT_CNT */
<> 150:02e0a0aed4ec 243 #define _PCNT_CNT_CNT_SHIFT 0 /**< Shift value for PCNT_CNT */
<> 150:02e0a0aed4ec 244 #define _PCNT_CNT_CNT_MASK 0xFFFFUL /**< Bit mask for PCNT_CNT */
<> 150:02e0a0aed4ec 245 #define _PCNT_CNT_CNT_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_CNT */
<> 150:02e0a0aed4ec 246 #define PCNT_CNT_CNT_DEFAULT (_PCNT_CNT_CNT_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_CNT */
<> 150:02e0a0aed4ec 247
<> 150:02e0a0aed4ec 248 /* Bit fields for PCNT TOP */
<> 150:02e0a0aed4ec 249 #define _PCNT_TOP_RESETVALUE 0x000000FFUL /**< Default value for PCNT_TOP */
<> 150:02e0a0aed4ec 250 #define _PCNT_TOP_MASK 0x0000FFFFUL /**< Mask for PCNT_TOP */
<> 150:02e0a0aed4ec 251 #define _PCNT_TOP_TOP_SHIFT 0 /**< Shift value for PCNT_TOP */
<> 150:02e0a0aed4ec 252 #define _PCNT_TOP_TOP_MASK 0xFFFFUL /**< Bit mask for PCNT_TOP */
<> 150:02e0a0aed4ec 253 #define _PCNT_TOP_TOP_DEFAULT 0x000000FFUL /**< Mode DEFAULT for PCNT_TOP */
<> 150:02e0a0aed4ec 254 #define PCNT_TOP_TOP_DEFAULT (_PCNT_TOP_TOP_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_TOP */
<> 150:02e0a0aed4ec 255
<> 150:02e0a0aed4ec 256 /* Bit fields for PCNT TOPB */
<> 150:02e0a0aed4ec 257 #define _PCNT_TOPB_RESETVALUE 0x000000FFUL /**< Default value for PCNT_TOPB */
<> 150:02e0a0aed4ec 258 #define _PCNT_TOPB_MASK 0x0000FFFFUL /**< Mask for PCNT_TOPB */
<> 150:02e0a0aed4ec 259 #define _PCNT_TOPB_TOPB_SHIFT 0 /**< Shift value for PCNT_TOPB */
<> 150:02e0a0aed4ec 260 #define _PCNT_TOPB_TOPB_MASK 0xFFFFUL /**< Bit mask for PCNT_TOPB */
<> 150:02e0a0aed4ec 261 #define _PCNT_TOPB_TOPB_DEFAULT 0x000000FFUL /**< Mode DEFAULT for PCNT_TOPB */
<> 150:02e0a0aed4ec 262 #define PCNT_TOPB_TOPB_DEFAULT (_PCNT_TOPB_TOPB_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_TOPB */
<> 150:02e0a0aed4ec 263
<> 150:02e0a0aed4ec 264 /* Bit fields for PCNT IF */
<> 150:02e0a0aed4ec 265 #define _PCNT_IF_RESETVALUE 0x00000000UL /**< Default value for PCNT_IF */
<> 150:02e0a0aed4ec 266 #define _PCNT_IF_MASK 0x0000001FUL /**< Mask for PCNT_IF */
<> 150:02e0a0aed4ec 267 #define PCNT_IF_UF (0x1UL << 0) /**< Underflow Interrupt Read Flag */
<> 150:02e0a0aed4ec 268 #define _PCNT_IF_UF_SHIFT 0 /**< Shift value for PCNT_UF */
<> 150:02e0a0aed4ec 269 #define _PCNT_IF_UF_MASK 0x1UL /**< Bit mask for PCNT_UF */
<> 150:02e0a0aed4ec 270 #define _PCNT_IF_UF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IF */
<> 150:02e0a0aed4ec 271 #define PCNT_IF_UF_DEFAULT (_PCNT_IF_UF_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_IF */
<> 150:02e0a0aed4ec 272 #define PCNT_IF_OF (0x1UL << 1) /**< Overflow Interrupt Read Flag */
<> 150:02e0a0aed4ec 273 #define _PCNT_IF_OF_SHIFT 1 /**< Shift value for PCNT_OF */
<> 150:02e0a0aed4ec 274 #define _PCNT_IF_OF_MASK 0x2UL /**< Bit mask for PCNT_OF */
<> 150:02e0a0aed4ec 275 #define _PCNT_IF_OF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IF */
<> 150:02e0a0aed4ec 276 #define PCNT_IF_OF_DEFAULT (_PCNT_IF_OF_DEFAULT << 1) /**< Shifted mode DEFAULT for PCNT_IF */
<> 150:02e0a0aed4ec 277 #define PCNT_IF_DIRCNG (0x1UL << 2) /**< Direction Change Detect Interrupt Flag */
<> 150:02e0a0aed4ec 278 #define _PCNT_IF_DIRCNG_SHIFT 2 /**< Shift value for PCNT_DIRCNG */
<> 150:02e0a0aed4ec 279 #define _PCNT_IF_DIRCNG_MASK 0x4UL /**< Bit mask for PCNT_DIRCNG */
<> 150:02e0a0aed4ec 280 #define _PCNT_IF_DIRCNG_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IF */
<> 150:02e0a0aed4ec 281 #define PCNT_IF_DIRCNG_DEFAULT (_PCNT_IF_DIRCNG_DEFAULT << 2) /**< Shifted mode DEFAULT for PCNT_IF */
<> 150:02e0a0aed4ec 282 #define PCNT_IF_AUXOF (0x1UL << 3) /**< Overflow Interrupt Read Flag */
<> 150:02e0a0aed4ec 283 #define _PCNT_IF_AUXOF_SHIFT 3 /**< Shift value for PCNT_AUXOF */
<> 150:02e0a0aed4ec 284 #define _PCNT_IF_AUXOF_MASK 0x8UL /**< Bit mask for PCNT_AUXOF */
<> 150:02e0a0aed4ec 285 #define _PCNT_IF_AUXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IF */
<> 150:02e0a0aed4ec 286 #define PCNT_IF_AUXOF_DEFAULT (_PCNT_IF_AUXOF_DEFAULT << 3) /**< Shifted mode DEFAULT for PCNT_IF */
<> 150:02e0a0aed4ec 287 #define PCNT_IF_TCC (0x1UL << 4) /**< Triggered compare Interrupt Read Flag */
<> 150:02e0a0aed4ec 288 #define _PCNT_IF_TCC_SHIFT 4 /**< Shift value for PCNT_TCC */
<> 150:02e0a0aed4ec 289 #define _PCNT_IF_TCC_MASK 0x10UL /**< Bit mask for PCNT_TCC */
<> 150:02e0a0aed4ec 290 #define _PCNT_IF_TCC_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IF */
<> 150:02e0a0aed4ec 291 #define PCNT_IF_TCC_DEFAULT (_PCNT_IF_TCC_DEFAULT << 4) /**< Shifted mode DEFAULT for PCNT_IF */
<> 150:02e0a0aed4ec 292
<> 150:02e0a0aed4ec 293 /* Bit fields for PCNT IFS */
<> 150:02e0a0aed4ec 294 #define _PCNT_IFS_RESETVALUE 0x00000000UL /**< Default value for PCNT_IFS */
<> 150:02e0a0aed4ec 295 #define _PCNT_IFS_MASK 0x0000001FUL /**< Mask for PCNT_IFS */
<> 150:02e0a0aed4ec 296 #define PCNT_IFS_UF (0x1UL << 0) /**< Underflow interrupt set */
<> 150:02e0a0aed4ec 297 #define _PCNT_IFS_UF_SHIFT 0 /**< Shift value for PCNT_UF */
<> 150:02e0a0aed4ec 298 #define _PCNT_IFS_UF_MASK 0x1UL /**< Bit mask for PCNT_UF */
<> 150:02e0a0aed4ec 299 #define _PCNT_IFS_UF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IFS */
<> 150:02e0a0aed4ec 300 #define PCNT_IFS_UF_DEFAULT (_PCNT_IFS_UF_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_IFS */
<> 150:02e0a0aed4ec 301 #define PCNT_IFS_OF (0x1UL << 1) /**< Overflow Interrupt Set */
<> 150:02e0a0aed4ec 302 #define _PCNT_IFS_OF_SHIFT 1 /**< Shift value for PCNT_OF */
<> 150:02e0a0aed4ec 303 #define _PCNT_IFS_OF_MASK 0x2UL /**< Bit mask for PCNT_OF */
<> 150:02e0a0aed4ec 304 #define _PCNT_IFS_OF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IFS */
<> 150:02e0a0aed4ec 305 #define PCNT_IFS_OF_DEFAULT (_PCNT_IFS_OF_DEFAULT << 1) /**< Shifted mode DEFAULT for PCNT_IFS */
<> 150:02e0a0aed4ec 306 #define PCNT_IFS_DIRCNG (0x1UL << 2) /**< Direction Change Detect Interrupt Set */
<> 150:02e0a0aed4ec 307 #define _PCNT_IFS_DIRCNG_SHIFT 2 /**< Shift value for PCNT_DIRCNG */
<> 150:02e0a0aed4ec 308 #define _PCNT_IFS_DIRCNG_MASK 0x4UL /**< Bit mask for PCNT_DIRCNG */
<> 150:02e0a0aed4ec 309 #define _PCNT_IFS_DIRCNG_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IFS */
<> 150:02e0a0aed4ec 310 #define PCNT_IFS_DIRCNG_DEFAULT (_PCNT_IFS_DIRCNG_DEFAULT << 2) /**< Shifted mode DEFAULT for PCNT_IFS */
<> 150:02e0a0aed4ec 311 #define PCNT_IFS_AUXOF (0x1UL << 3) /**< Auxiliary Overflow Interrupt Set */
<> 150:02e0a0aed4ec 312 #define _PCNT_IFS_AUXOF_SHIFT 3 /**< Shift value for PCNT_AUXOF */
<> 150:02e0a0aed4ec 313 #define _PCNT_IFS_AUXOF_MASK 0x8UL /**< Bit mask for PCNT_AUXOF */
<> 150:02e0a0aed4ec 314 #define _PCNT_IFS_AUXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IFS */
<> 150:02e0a0aed4ec 315 #define PCNT_IFS_AUXOF_DEFAULT (_PCNT_IFS_AUXOF_DEFAULT << 3) /**< Shifted mode DEFAULT for PCNT_IFS */
<> 150:02e0a0aed4ec 316 #define PCNT_IFS_TCC (0x1UL << 4) /**< Triggered compare Interrupt Set */
<> 150:02e0a0aed4ec 317 #define _PCNT_IFS_TCC_SHIFT 4 /**< Shift value for PCNT_TCC */
<> 150:02e0a0aed4ec 318 #define _PCNT_IFS_TCC_MASK 0x10UL /**< Bit mask for PCNT_TCC */
<> 150:02e0a0aed4ec 319 #define _PCNT_IFS_TCC_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IFS */
<> 150:02e0a0aed4ec 320 #define PCNT_IFS_TCC_DEFAULT (_PCNT_IFS_TCC_DEFAULT << 4) /**< Shifted mode DEFAULT for PCNT_IFS */
<> 150:02e0a0aed4ec 321
<> 150:02e0a0aed4ec 322 /* Bit fields for PCNT IFC */
<> 150:02e0a0aed4ec 323 #define _PCNT_IFC_RESETVALUE 0x00000000UL /**< Default value for PCNT_IFC */
<> 150:02e0a0aed4ec 324 #define _PCNT_IFC_MASK 0x0000001FUL /**< Mask for PCNT_IFC */
<> 150:02e0a0aed4ec 325 #define PCNT_IFC_UF (0x1UL << 0) /**< Underflow Interrupt Clear */
<> 150:02e0a0aed4ec 326 #define _PCNT_IFC_UF_SHIFT 0 /**< Shift value for PCNT_UF */
<> 150:02e0a0aed4ec 327 #define _PCNT_IFC_UF_MASK 0x1UL /**< Bit mask for PCNT_UF */
<> 150:02e0a0aed4ec 328 #define _PCNT_IFC_UF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IFC */
<> 150:02e0a0aed4ec 329 #define PCNT_IFC_UF_DEFAULT (_PCNT_IFC_UF_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_IFC */
<> 150:02e0a0aed4ec 330 #define PCNT_IFC_OF (0x1UL << 1) /**< Overflow Interrupt Clear */
<> 150:02e0a0aed4ec 331 #define _PCNT_IFC_OF_SHIFT 1 /**< Shift value for PCNT_OF */
<> 150:02e0a0aed4ec 332 #define _PCNT_IFC_OF_MASK 0x2UL /**< Bit mask for PCNT_OF */
<> 150:02e0a0aed4ec 333 #define _PCNT_IFC_OF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IFC */
<> 150:02e0a0aed4ec 334 #define PCNT_IFC_OF_DEFAULT (_PCNT_IFC_OF_DEFAULT << 1) /**< Shifted mode DEFAULT for PCNT_IFC */
<> 150:02e0a0aed4ec 335 #define PCNT_IFC_DIRCNG (0x1UL << 2) /**< Direction Change Detect Interrupt Clear */
<> 150:02e0a0aed4ec 336 #define _PCNT_IFC_DIRCNG_SHIFT 2 /**< Shift value for PCNT_DIRCNG */
<> 150:02e0a0aed4ec 337 #define _PCNT_IFC_DIRCNG_MASK 0x4UL /**< Bit mask for PCNT_DIRCNG */
<> 150:02e0a0aed4ec 338 #define _PCNT_IFC_DIRCNG_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IFC */
<> 150:02e0a0aed4ec 339 #define PCNT_IFC_DIRCNG_DEFAULT (_PCNT_IFC_DIRCNG_DEFAULT << 2) /**< Shifted mode DEFAULT for PCNT_IFC */
<> 150:02e0a0aed4ec 340 #define PCNT_IFC_AUXOF (0x1UL << 3) /**< Auxiliary Overflow Interrupt Clear */
<> 150:02e0a0aed4ec 341 #define _PCNT_IFC_AUXOF_SHIFT 3 /**< Shift value for PCNT_AUXOF */
<> 150:02e0a0aed4ec 342 #define _PCNT_IFC_AUXOF_MASK 0x8UL /**< Bit mask for PCNT_AUXOF */
<> 150:02e0a0aed4ec 343 #define _PCNT_IFC_AUXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IFC */
<> 150:02e0a0aed4ec 344 #define PCNT_IFC_AUXOF_DEFAULT (_PCNT_IFC_AUXOF_DEFAULT << 3) /**< Shifted mode DEFAULT for PCNT_IFC */
<> 150:02e0a0aed4ec 345 #define PCNT_IFC_TCC (0x1UL << 4) /**< Triggered compare Interrupt Clear */
<> 150:02e0a0aed4ec 346 #define _PCNT_IFC_TCC_SHIFT 4 /**< Shift value for PCNT_TCC */
<> 150:02e0a0aed4ec 347 #define _PCNT_IFC_TCC_MASK 0x10UL /**< Bit mask for PCNT_TCC */
<> 150:02e0a0aed4ec 348 #define _PCNT_IFC_TCC_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IFC */
<> 150:02e0a0aed4ec 349 #define PCNT_IFC_TCC_DEFAULT (_PCNT_IFC_TCC_DEFAULT << 4) /**< Shifted mode DEFAULT for PCNT_IFC */
<> 150:02e0a0aed4ec 350
<> 150:02e0a0aed4ec 351 /* Bit fields for PCNT IEN */
<> 150:02e0a0aed4ec 352 #define _PCNT_IEN_RESETVALUE 0x00000000UL /**< Default value for PCNT_IEN */
<> 150:02e0a0aed4ec 353 #define _PCNT_IEN_MASK 0x0000001FUL /**< Mask for PCNT_IEN */
<> 150:02e0a0aed4ec 354 #define PCNT_IEN_UF (0x1UL << 0) /**< Underflow Interrupt Enable */
<> 150:02e0a0aed4ec 355 #define _PCNT_IEN_UF_SHIFT 0 /**< Shift value for PCNT_UF */
<> 150:02e0a0aed4ec 356 #define _PCNT_IEN_UF_MASK 0x1UL /**< Bit mask for PCNT_UF */
<> 150:02e0a0aed4ec 357 #define _PCNT_IEN_UF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IEN */
<> 150:02e0a0aed4ec 358 #define PCNT_IEN_UF_DEFAULT (_PCNT_IEN_UF_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_IEN */
<> 150:02e0a0aed4ec 359 #define PCNT_IEN_OF (0x1UL << 1) /**< Overflow Interrupt Enable */
<> 150:02e0a0aed4ec 360 #define _PCNT_IEN_OF_SHIFT 1 /**< Shift value for PCNT_OF */
<> 150:02e0a0aed4ec 361 #define _PCNT_IEN_OF_MASK 0x2UL /**< Bit mask for PCNT_OF */
<> 150:02e0a0aed4ec 362 #define _PCNT_IEN_OF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IEN */
<> 150:02e0a0aed4ec 363 #define PCNT_IEN_OF_DEFAULT (_PCNT_IEN_OF_DEFAULT << 1) /**< Shifted mode DEFAULT for PCNT_IEN */
<> 150:02e0a0aed4ec 364 #define PCNT_IEN_DIRCNG (0x1UL << 2) /**< Direction Change Detect Interrupt Enable */
<> 150:02e0a0aed4ec 365 #define _PCNT_IEN_DIRCNG_SHIFT 2 /**< Shift value for PCNT_DIRCNG */
<> 150:02e0a0aed4ec 366 #define _PCNT_IEN_DIRCNG_MASK 0x4UL /**< Bit mask for PCNT_DIRCNG */
<> 150:02e0a0aed4ec 367 #define _PCNT_IEN_DIRCNG_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IEN */
<> 150:02e0a0aed4ec 368 #define PCNT_IEN_DIRCNG_DEFAULT (_PCNT_IEN_DIRCNG_DEFAULT << 2) /**< Shifted mode DEFAULT for PCNT_IEN */
<> 150:02e0a0aed4ec 369 #define PCNT_IEN_AUXOF (0x1UL << 3) /**< Auxiliary Overflow Interrupt Enable */
<> 150:02e0a0aed4ec 370 #define _PCNT_IEN_AUXOF_SHIFT 3 /**< Shift value for PCNT_AUXOF */
<> 150:02e0a0aed4ec 371 #define _PCNT_IEN_AUXOF_MASK 0x8UL /**< Bit mask for PCNT_AUXOF */
<> 150:02e0a0aed4ec 372 #define _PCNT_IEN_AUXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IEN */
<> 150:02e0a0aed4ec 373 #define PCNT_IEN_AUXOF_DEFAULT (_PCNT_IEN_AUXOF_DEFAULT << 3) /**< Shifted mode DEFAULT for PCNT_IEN */
<> 150:02e0a0aed4ec 374 #define PCNT_IEN_TCC (0x1UL << 4) /**< Triggered compare Interrupt Enable */
<> 150:02e0a0aed4ec 375 #define _PCNT_IEN_TCC_SHIFT 4 /**< Shift value for PCNT_TCC */
<> 150:02e0a0aed4ec 376 #define _PCNT_IEN_TCC_MASK 0x10UL /**< Bit mask for PCNT_TCC */
<> 150:02e0a0aed4ec 377 #define _PCNT_IEN_TCC_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_IEN */
<> 150:02e0a0aed4ec 378 #define PCNT_IEN_TCC_DEFAULT (_PCNT_IEN_TCC_DEFAULT << 4) /**< Shifted mode DEFAULT for PCNT_IEN */
<> 150:02e0a0aed4ec 379
<> 150:02e0a0aed4ec 380 /* Bit fields for PCNT ROUTE */
<> 150:02e0a0aed4ec 381 #define _PCNT_ROUTE_RESETVALUE 0x00000000UL /**< Default value for PCNT_ROUTE */
<> 150:02e0a0aed4ec 382 #define _PCNT_ROUTE_MASK 0x00000700UL /**< Mask for PCNT_ROUTE */
<> 150:02e0a0aed4ec 383 #define _PCNT_ROUTE_LOCATION_SHIFT 8 /**< Shift value for PCNT_LOCATION */
<> 150:02e0a0aed4ec 384 #define _PCNT_ROUTE_LOCATION_MASK 0x700UL /**< Bit mask for PCNT_LOCATION */
<> 150:02e0a0aed4ec 385 #define _PCNT_ROUTE_LOCATION_LOC0 0x00000000UL /**< Mode LOC0 for PCNT_ROUTE */
<> 150:02e0a0aed4ec 386 #define _PCNT_ROUTE_LOCATION_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_ROUTE */
<> 150:02e0a0aed4ec 387 #define _PCNT_ROUTE_LOCATION_LOC1 0x00000001UL /**< Mode LOC1 for PCNT_ROUTE */
<> 150:02e0a0aed4ec 388 #define _PCNT_ROUTE_LOCATION_LOC2 0x00000002UL /**< Mode LOC2 for PCNT_ROUTE */
<> 150:02e0a0aed4ec 389 #define _PCNT_ROUTE_LOCATION_LOC3 0x00000003UL /**< Mode LOC3 for PCNT_ROUTE */
<> 150:02e0a0aed4ec 390 #define _PCNT_ROUTE_LOCATION_LOC4 0x00000004UL /**< Mode LOC4 for PCNT_ROUTE */
<> 150:02e0a0aed4ec 391 #define PCNT_ROUTE_LOCATION_LOC0 (_PCNT_ROUTE_LOCATION_LOC0 << 8) /**< Shifted mode LOC0 for PCNT_ROUTE */
<> 150:02e0a0aed4ec 392 #define PCNT_ROUTE_LOCATION_DEFAULT (_PCNT_ROUTE_LOCATION_DEFAULT << 8) /**< Shifted mode DEFAULT for PCNT_ROUTE */
<> 150:02e0a0aed4ec 393 #define PCNT_ROUTE_LOCATION_LOC1 (_PCNT_ROUTE_LOCATION_LOC1 << 8) /**< Shifted mode LOC1 for PCNT_ROUTE */
<> 150:02e0a0aed4ec 394 #define PCNT_ROUTE_LOCATION_LOC2 (_PCNT_ROUTE_LOCATION_LOC2 << 8) /**< Shifted mode LOC2 for PCNT_ROUTE */
<> 150:02e0a0aed4ec 395 #define PCNT_ROUTE_LOCATION_LOC3 (_PCNT_ROUTE_LOCATION_LOC3 << 8) /**< Shifted mode LOC3 for PCNT_ROUTE */
<> 150:02e0a0aed4ec 396 #define PCNT_ROUTE_LOCATION_LOC4 (_PCNT_ROUTE_LOCATION_LOC4 << 8) /**< Shifted mode LOC4 for PCNT_ROUTE */
<> 150:02e0a0aed4ec 397
<> 150:02e0a0aed4ec 398 /* Bit fields for PCNT FREEZE */
<> 150:02e0a0aed4ec 399 #define _PCNT_FREEZE_RESETVALUE 0x00000000UL /**< Default value for PCNT_FREEZE */
<> 150:02e0a0aed4ec 400 #define _PCNT_FREEZE_MASK 0x00000001UL /**< Mask for PCNT_FREEZE */
<> 150:02e0a0aed4ec 401 #define PCNT_FREEZE_REGFREEZE (0x1UL << 0) /**< Register Update Freeze */
<> 150:02e0a0aed4ec 402 #define _PCNT_FREEZE_REGFREEZE_SHIFT 0 /**< Shift value for PCNT_REGFREEZE */
<> 150:02e0a0aed4ec 403 #define _PCNT_FREEZE_REGFREEZE_MASK 0x1UL /**< Bit mask for PCNT_REGFREEZE */
<> 150:02e0a0aed4ec 404 #define _PCNT_FREEZE_REGFREEZE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_FREEZE */
<> 150:02e0a0aed4ec 405 #define _PCNT_FREEZE_REGFREEZE_UPDATE 0x00000000UL /**< Mode UPDATE for PCNT_FREEZE */
<> 150:02e0a0aed4ec 406 #define _PCNT_FREEZE_REGFREEZE_FREEZE 0x00000001UL /**< Mode FREEZE for PCNT_FREEZE */
<> 150:02e0a0aed4ec 407 #define PCNT_FREEZE_REGFREEZE_DEFAULT (_PCNT_FREEZE_REGFREEZE_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_FREEZE */
<> 150:02e0a0aed4ec 408 #define PCNT_FREEZE_REGFREEZE_UPDATE (_PCNT_FREEZE_REGFREEZE_UPDATE << 0) /**< Shifted mode UPDATE for PCNT_FREEZE */
<> 150:02e0a0aed4ec 409 #define PCNT_FREEZE_REGFREEZE_FREEZE (_PCNT_FREEZE_REGFREEZE_FREEZE << 0) /**< Shifted mode FREEZE for PCNT_FREEZE */
<> 150:02e0a0aed4ec 410
<> 150:02e0a0aed4ec 411 /* Bit fields for PCNT SYNCBUSY */
<> 150:02e0a0aed4ec 412 #define _PCNT_SYNCBUSY_RESETVALUE 0x00000000UL /**< Default value for PCNT_SYNCBUSY */
<> 150:02e0a0aed4ec 413 #define _PCNT_SYNCBUSY_MASK 0x00000007UL /**< Mask for PCNT_SYNCBUSY */
<> 150:02e0a0aed4ec 414 #define PCNT_SYNCBUSY_CTRL (0x1UL << 0) /**< CTRL Register Busy */
<> 150:02e0a0aed4ec 415 #define _PCNT_SYNCBUSY_CTRL_SHIFT 0 /**< Shift value for PCNT_CTRL */
<> 150:02e0a0aed4ec 416 #define _PCNT_SYNCBUSY_CTRL_MASK 0x1UL /**< Bit mask for PCNT_CTRL */
<> 150:02e0a0aed4ec 417 #define _PCNT_SYNCBUSY_CTRL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_SYNCBUSY */
<> 150:02e0a0aed4ec 418 #define PCNT_SYNCBUSY_CTRL_DEFAULT (_PCNT_SYNCBUSY_CTRL_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_SYNCBUSY */
<> 150:02e0a0aed4ec 419 #define PCNT_SYNCBUSY_CMD (0x1UL << 1) /**< CMD Register Busy */
<> 150:02e0a0aed4ec 420 #define _PCNT_SYNCBUSY_CMD_SHIFT 1 /**< Shift value for PCNT_CMD */
<> 150:02e0a0aed4ec 421 #define _PCNT_SYNCBUSY_CMD_MASK 0x2UL /**< Bit mask for PCNT_CMD */
<> 150:02e0a0aed4ec 422 #define _PCNT_SYNCBUSY_CMD_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_SYNCBUSY */
<> 150:02e0a0aed4ec 423 #define PCNT_SYNCBUSY_CMD_DEFAULT (_PCNT_SYNCBUSY_CMD_DEFAULT << 1) /**< Shifted mode DEFAULT for PCNT_SYNCBUSY */
<> 150:02e0a0aed4ec 424 #define PCNT_SYNCBUSY_TOPB (0x1UL << 2) /**< TOPB Register Busy */
<> 150:02e0a0aed4ec 425 #define _PCNT_SYNCBUSY_TOPB_SHIFT 2 /**< Shift value for PCNT_TOPB */
<> 150:02e0a0aed4ec 426 #define _PCNT_SYNCBUSY_TOPB_MASK 0x4UL /**< Bit mask for PCNT_TOPB */
<> 150:02e0a0aed4ec 427 #define _PCNT_SYNCBUSY_TOPB_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_SYNCBUSY */
<> 150:02e0a0aed4ec 428 #define PCNT_SYNCBUSY_TOPB_DEFAULT (_PCNT_SYNCBUSY_TOPB_DEFAULT << 2) /**< Shifted mode DEFAULT for PCNT_SYNCBUSY */
<> 150:02e0a0aed4ec 429
<> 150:02e0a0aed4ec 430 /* Bit fields for PCNT AUXCNT */
<> 150:02e0a0aed4ec 431 #define _PCNT_AUXCNT_RESETVALUE 0x00000000UL /**< Default value for PCNT_AUXCNT */
<> 150:02e0a0aed4ec 432 #define _PCNT_AUXCNT_MASK 0x0000FFFFUL /**< Mask for PCNT_AUXCNT */
<> 150:02e0a0aed4ec 433 #define _PCNT_AUXCNT_AUXCNT_SHIFT 0 /**< Shift value for PCNT_AUXCNT */
<> 150:02e0a0aed4ec 434 #define _PCNT_AUXCNT_AUXCNT_MASK 0xFFFFUL /**< Bit mask for PCNT_AUXCNT */
<> 150:02e0a0aed4ec 435 #define _PCNT_AUXCNT_AUXCNT_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_AUXCNT */
<> 150:02e0a0aed4ec 436 #define PCNT_AUXCNT_AUXCNT_DEFAULT (_PCNT_AUXCNT_AUXCNT_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_AUXCNT */
<> 150:02e0a0aed4ec 437
<> 150:02e0a0aed4ec 438 /* Bit fields for PCNT INPUT */
<> 150:02e0a0aed4ec 439 #define _PCNT_INPUT_RESETVALUE 0x00000000UL /**< Default value for PCNT_INPUT */
<> 150:02e0a0aed4ec 440 #define _PCNT_INPUT_MASK 0x000005D7UL /**< Mask for PCNT_INPUT */
<> 150:02e0a0aed4ec 441 #define _PCNT_INPUT_S0PRSSEL_SHIFT 0 /**< Shift value for PCNT_S0PRSSEL */
<> 150:02e0a0aed4ec 442 #define _PCNT_INPUT_S0PRSSEL_MASK 0x7UL /**< Bit mask for PCNT_S0PRSSEL */
<> 150:02e0a0aed4ec 443 #define _PCNT_INPUT_S0PRSSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_INPUT */
<> 150:02e0a0aed4ec 444 #define _PCNT_INPUT_S0PRSSEL_PRSCH0 0x00000000UL /**< Mode PRSCH0 for PCNT_INPUT */
<> 150:02e0a0aed4ec 445 #define _PCNT_INPUT_S0PRSSEL_PRSCH1 0x00000001UL /**< Mode PRSCH1 for PCNT_INPUT */
<> 150:02e0a0aed4ec 446 #define _PCNT_INPUT_S0PRSSEL_PRSCH2 0x00000002UL /**< Mode PRSCH2 for PCNT_INPUT */
<> 150:02e0a0aed4ec 447 #define _PCNT_INPUT_S0PRSSEL_PRSCH3 0x00000003UL /**< Mode PRSCH3 for PCNT_INPUT */
<> 150:02e0a0aed4ec 448 #define _PCNT_INPUT_S0PRSSEL_PRSCH4 0x00000004UL /**< Mode PRSCH4 for PCNT_INPUT */
<> 150:02e0a0aed4ec 449 #define _PCNT_INPUT_S0PRSSEL_PRSCH5 0x00000005UL /**< Mode PRSCH5 for PCNT_INPUT */
<> 150:02e0a0aed4ec 450 #define PCNT_INPUT_S0PRSSEL_DEFAULT (_PCNT_INPUT_S0PRSSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for PCNT_INPUT */
<> 150:02e0a0aed4ec 451 #define PCNT_INPUT_S0PRSSEL_PRSCH0 (_PCNT_INPUT_S0PRSSEL_PRSCH0 << 0) /**< Shifted mode PRSCH0 for PCNT_INPUT */
<> 150:02e0a0aed4ec 452 #define PCNT_INPUT_S0PRSSEL_PRSCH1 (_PCNT_INPUT_S0PRSSEL_PRSCH1 << 0) /**< Shifted mode PRSCH1 for PCNT_INPUT */
<> 150:02e0a0aed4ec 453 #define PCNT_INPUT_S0PRSSEL_PRSCH2 (_PCNT_INPUT_S0PRSSEL_PRSCH2 << 0) /**< Shifted mode PRSCH2 for PCNT_INPUT */
<> 150:02e0a0aed4ec 454 #define PCNT_INPUT_S0PRSSEL_PRSCH3 (_PCNT_INPUT_S0PRSSEL_PRSCH3 << 0) /**< Shifted mode PRSCH3 for PCNT_INPUT */
<> 150:02e0a0aed4ec 455 #define PCNT_INPUT_S0PRSSEL_PRSCH4 (_PCNT_INPUT_S0PRSSEL_PRSCH4 << 0) /**< Shifted mode PRSCH4 for PCNT_INPUT */
<> 150:02e0a0aed4ec 456 #define PCNT_INPUT_S0PRSSEL_PRSCH5 (_PCNT_INPUT_S0PRSSEL_PRSCH5 << 0) /**< Shifted mode PRSCH5 for PCNT_INPUT */
<> 150:02e0a0aed4ec 457 #define PCNT_INPUT_S0PRSEN (0x1UL << 4) /**< S0IN PRS Enable */
<> 150:02e0a0aed4ec 458 #define _PCNT_INPUT_S0PRSEN_SHIFT 4 /**< Shift value for PCNT_S0PRSEN */
<> 150:02e0a0aed4ec 459 #define _PCNT_INPUT_S0PRSEN_MASK 0x10UL /**< Bit mask for PCNT_S0PRSEN */
<> 150:02e0a0aed4ec 460 #define _PCNT_INPUT_S0PRSEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_INPUT */
<> 150:02e0a0aed4ec 461 #define PCNT_INPUT_S0PRSEN_DEFAULT (_PCNT_INPUT_S0PRSEN_DEFAULT << 4) /**< Shifted mode DEFAULT for PCNT_INPUT */
<> 150:02e0a0aed4ec 462 #define _PCNT_INPUT_S1PRSSEL_SHIFT 6 /**< Shift value for PCNT_S1PRSSEL */
<> 150:02e0a0aed4ec 463 #define _PCNT_INPUT_S1PRSSEL_MASK 0x1C0UL /**< Bit mask for PCNT_S1PRSSEL */
<> 150:02e0a0aed4ec 464 #define _PCNT_INPUT_S1PRSSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_INPUT */
<> 150:02e0a0aed4ec 465 #define _PCNT_INPUT_S1PRSSEL_PRSCH0 0x00000000UL /**< Mode PRSCH0 for PCNT_INPUT */
<> 150:02e0a0aed4ec 466 #define _PCNT_INPUT_S1PRSSEL_PRSCH1 0x00000001UL /**< Mode PRSCH1 for PCNT_INPUT */
<> 150:02e0a0aed4ec 467 #define _PCNT_INPUT_S1PRSSEL_PRSCH2 0x00000002UL /**< Mode PRSCH2 for PCNT_INPUT */
<> 150:02e0a0aed4ec 468 #define _PCNT_INPUT_S1PRSSEL_PRSCH3 0x00000003UL /**< Mode PRSCH3 for PCNT_INPUT */
<> 150:02e0a0aed4ec 469 #define _PCNT_INPUT_S1PRSSEL_PRSCH4 0x00000004UL /**< Mode PRSCH4 for PCNT_INPUT */
<> 150:02e0a0aed4ec 470 #define _PCNT_INPUT_S1PRSSEL_PRSCH5 0x00000005UL /**< Mode PRSCH5 for PCNT_INPUT */
<> 150:02e0a0aed4ec 471 #define PCNT_INPUT_S1PRSSEL_DEFAULT (_PCNT_INPUT_S1PRSSEL_DEFAULT << 6) /**< Shifted mode DEFAULT for PCNT_INPUT */
<> 150:02e0a0aed4ec 472 #define PCNT_INPUT_S1PRSSEL_PRSCH0 (_PCNT_INPUT_S1PRSSEL_PRSCH0 << 6) /**< Shifted mode PRSCH0 for PCNT_INPUT */
<> 150:02e0a0aed4ec 473 #define PCNT_INPUT_S1PRSSEL_PRSCH1 (_PCNT_INPUT_S1PRSSEL_PRSCH1 << 6) /**< Shifted mode PRSCH1 for PCNT_INPUT */
<> 150:02e0a0aed4ec 474 #define PCNT_INPUT_S1PRSSEL_PRSCH2 (_PCNT_INPUT_S1PRSSEL_PRSCH2 << 6) /**< Shifted mode PRSCH2 for PCNT_INPUT */
<> 150:02e0a0aed4ec 475 #define PCNT_INPUT_S1PRSSEL_PRSCH3 (_PCNT_INPUT_S1PRSSEL_PRSCH3 << 6) /**< Shifted mode PRSCH3 for PCNT_INPUT */
<> 150:02e0a0aed4ec 476 #define PCNT_INPUT_S1PRSSEL_PRSCH4 (_PCNT_INPUT_S1PRSSEL_PRSCH4 << 6) /**< Shifted mode PRSCH4 for PCNT_INPUT */
<> 150:02e0a0aed4ec 477 #define PCNT_INPUT_S1PRSSEL_PRSCH5 (_PCNT_INPUT_S1PRSSEL_PRSCH5 << 6) /**< Shifted mode PRSCH5 for PCNT_INPUT */
<> 150:02e0a0aed4ec 478 #define PCNT_INPUT_S1PRSEN (0x1UL << 10) /**< S1IN PRS Enable */
<> 150:02e0a0aed4ec 479 #define _PCNT_INPUT_S1PRSEN_SHIFT 10 /**< Shift value for PCNT_S1PRSEN */
<> 150:02e0a0aed4ec 480 #define _PCNT_INPUT_S1PRSEN_MASK 0x400UL /**< Bit mask for PCNT_S1PRSEN */
<> 150:02e0a0aed4ec 481 #define _PCNT_INPUT_S1PRSEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for PCNT_INPUT */
<> 150:02e0a0aed4ec 482 #define PCNT_INPUT_S1PRSEN_DEFAULT (_PCNT_INPUT_S1PRSEN_DEFAULT << 10) /**< Shifted mode DEFAULT for PCNT_INPUT */
<> 150:02e0a0aed4ec 483
<> 150:02e0a0aed4ec 484 /** @} End of group EFM32HG_PCNT */
<> 150:02e0a0aed4ec 485 /** @} End of group Parts */
<> 150:02e0a0aed4ec 486