erez i
version_2.0
Dependents: cc3000_ping_demo_try_2
Fork of
mbed
by 
mbed official
TARGET_NUCLEO_F302R8/stm32f30x_hrtim.h
- Committer:
- erezi
- Date:
- 2014-06-25
- Revision:
- 86:4f9a848d74c7
- Parent:
- 82:6473597d706e
File content as of revision 86:4f9a848d74c7:
/**
******************************************************************************
* @file stm32f30x_hrtim.h
* @author MCD Application Team
* @version V1.1.0
* @date 27-February-2014
* @brief This file contains all the functions prototypes for the HRTIM firmware
* library.
******************************************************************************
* @attention
*
* <h2><center>© COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
*
* Redistribution and use in source and binary forms, with or without modification,
* are permitted provided that the following conditions are met:
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
* 3. Neither the name of STMicroelectronics nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM32F30x_HRTIM_H
#define __STM32F30x_HRTIM_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32f30x.h"
/** @addtogroup STM32F30x_StdPeriph_Driver
* @{
*/
/** @addtogroup ADC
* @{
*/
/* Exported types ------------------------------------------------------------*/
/**
* @brief HRTIM Configuration Structure definition - Time base related parameters
*/
typedef struct
{
uint32_t Period; /*!< Specifies the timer period
The period value must be above 3 periods of the fHRTIM clock.
Maximum value is = 0xFFDF */
uint32_t RepetitionCounter; /*!< Specifies the timer repetition period
This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. */
uint32_t PrescalerRatio; /*!< Specifies the timer clock prescaler ratio.
This parameter can be any value of @ref HRTIM_PrescalerRatio */
uint32_t Mode; /*!< Specifies the counter operating mode
This parameter can be any value of @ref HRTIM_Mode */
} HRTIM_BaseInitTypeDef;
/**
* @brief Waveform mode initialization parameters definition
*/
typedef struct {
uint32_t HalfModeEnable; /*!< Specifies whether or not half mode is enabled
This parameter can be a combination of @ref HRTIM_HalfModeEnable */
uint32_t StartOnSync; /*!< Specifies whether or not timer is reset by a rising edge on the synchronization input (when enabled)
This parameter can be a combination of @ref HRTIM_StartOnSyncInputEvent */
uint32_t ResetOnSync; /*!< Specifies whether or not timer is reset by a rising edge on the synchronization input (when enabled)
This parameter can be a combination of @ref HRTIM_ResetOnSyncInputEvent */
uint32_t DACSynchro; /*!< Indicates whether or not the a DAC synchronization event is generated
This parameter can be any value of @ref HRTIM_DACSynchronization */
uint32_t PreloadEnable; /*!< Specifies whether or not register preload is enabled
This parameter can be a combination of @ref HRTIM_RegisterPreloadEnable */
uint32_t UpdateGating; /*!< Specifies how the update occurs with respect to a burst DMA transaction or
update enable inputs (Slave timers only)
This parameter can be any value of @ref HRTIM_UpdateGating */
uint32_t BurstMode; /*!< Specifies how the timer behaves during a burst mode operation
This parameter can be a combination of @ref HRTIM_TimerBurstMode */
uint32_t RepetitionUpdate; /*!< Specifies whether or not registers update is triggered by the repetition event
This parameter can be a combination of @ref HRTIM_TimerRepetitionUpdate */
} HRTIM_TimerInitTypeDef;
/**
* @brief Basic output compare mode configuration definition
*/
typedef struct {
uint32_t Mode; /*!< Specifies the output compare mode (toggle, active, inactive)
This parameter can be a combination of @ref HRTIM_BasicOCMode */
uint32_t Pulse; /*!< Specifies the compare value to be loaded into the Compare Register.
The compare value must be above or equal to 3 periods of the fHRTIM clock */
uint32_t Polarity; /*!< Specifies the output polarity
This parameter can be any value of @ref HRTIM_Output_Polarity */
uint32_t IdleState; /*!< Specifies whether the output level is active or inactive when in IDLE state
This parameter can be any value of @ref HRTIM_OutputIDLEState */
} HRTIM_BasicOCChannelCfgTypeDef;
/**
* @brief Basic PWM output mode configuration definition
*/
typedef struct {
uint32_t Pulse; /*!< Specifies the compare value to be loaded into the Compare Register.
The compare value must be above or equal to 3 periods of the fHRTIM clock */
uint32_t Polarity; /*!< Specifies the output polarity
This parameter can be any value of @ref HRTIM_OutputPolarity */
uint32_t IdleState; /*!< Specifies whether the output level is active or inactive when in IDLE state
This parameter can be any value of @ref HRTIM_OutputIDLEState */
} HRTIM_BasicPWMChannelCfgTypeDef;
/**
* @brief Basic capture mode configuration definition
*/
typedef struct {
uint32_t CaptureUnit; /*!< Specifies the external event Channel
This parameter can be any 'EEVx' value of @ref HRTIM_CaptureUnit */
uint32_t Event; /*!< Specifies the external event triggering the capture
This parameter can be any 'EEVx' value of @ref HRTIM_ExternalEventChannels */
uint32_t EventPolarity; /*!< Specifies the polarity of the external event (in case of level sensitivity)
This parameter can be a value of @ref HRTIM_ExternalEventPolarity */
uint32_t EventSensitivity; /*!< Specifies the sensitivity of the external event
This parameter can be a value of @ref HRTIM_ExternalEventSensitivity */
uint32_t EventFilter; /*!< Defines the frequency used to sample the External Event and the length of the digital filter
This parameter can be a value of @ref HRTIM_ExternalEventFilter */
} HRTIM_BasicCaptureChannelCfgTypeDef;
/**
* @brief Basic One Pulse mode configuration definition
*/
typedef struct {
uint32_t Pulse; /*!< Specifies the compare value to be loaded into the Compare Register.
The compare value must be above or equal to 3 periods of the fHRTIM clock */
uint32_t OutputPolarity; /*!< Specifies the output polarity
This parameter can be any value of @ref HRTIM_Output_Polarity */
uint32_t OutputIdleState; /*!< Specifies whether the output level is active or inactive when in IDLE state
This parameter can be any value of @ref HRTIM_Output_IDLE_State */
uint32_t Event; /*!< Specifies the external event triggering the pulse generation
This parameter can be any 'EEVx' value of @ref HRTIM_Capture_Unit_Trigger */
uint32_t EventPolarity; /*!< Specifies the polarity of the external event (in case of level sensitivity)
This parameter can be a value of @ref HRTIM_ExternalEventPolarity */
uint32_t EventSensitivity; /*!< Specifies the sensitivity of the external event
This parameter can be a value of @ref HRTIM_ExternalEventSensitivity */
uint32_t EventFilter; /*!< Defines the frequency used to sample the External Event and the length of the digital filter
This parameter can be a value of @ref HRTIM_ExternalEventFilter */
} HRTIM_BasicOnePulseChannelCfgTypeDef;
/**
* @brief Timer configuration definition
*/
typedef struct {
uint32_t PushPull; /*!< Specifies whether or not the push-pull mode is enabled
This parameter can be a value of @ref HRTIM_TimerPushPullMode */
uint32_t FaultEnable; /*!< Specifies which fault channels are enabled for the timer
This parameter can be a combination of @ref HRTIM_TimerFaultEnabling */
uint32_t FaultLock; /*!< Specifies whether or not fault enabling status is write protected
This parameter can be a value of @ref HRTIM_TimerFaultLock */
uint32_t DeadTimeInsertion; /*!< Specifies whether or not dead time insertion is enabled for the timer
This parameter can be a value of @ref HRTIM_TimerDeadtimeInsertion */
uint32_t DelayedProtectionMode; /*!< Specifies the delayed protection mode
This parameter can be a value of @ref HRTIM_TimerDelayedProtectionMode */
uint32_t UpdateTrigger; /*!< Specifies source(s) triggering the timer registers update
This parameter can be a combination of @ref HRTIM_TimerUpdateTrigger */
uint32_t ResetTrigger; /*!< Specifies source(s) triggering the timer counter reset
This parameter can be a combination of @ref HRTIM_TimerResetTrigger */
uint32_t ResetUpdate; /*!< Specifies whether or not registers update is triggered when the timer counter is reset
This parameter can be a combination of @ref HRTIM_TimerResetUpdate */
} HRTIM_TimerCfgTypeDef;
/**
* @brief Compare unit configuration definition
*/
typedef struct {
uint32_t CompareValue; /*!< Specifies the compare value of the timer compare unit
the minimum value must be greater than or equal to 3 periods of the fHRTIM clock
the maximum value must be less than or equal to 0xFFFF - 1 periods of the fHRTIM clock */
uint32_t AutoDelayedMode; /*!< Specifies the auto delayed mode for compare unit 2 or 4
This parameter can be a value of @ref HRTIM_CompareUnitAutoDelayedMode */
uint32_t AutoDelayedTimeout; /*!< Specifies compare value for timing unit 1 or 3 when auto delayed mode with time out is selected
CompareValue + AutoDelayedTimeout must be less than 0xFFFF */
} HRTIM_CompareCfgTypeDef;
/**
* @brief Capture unit configuration definition
*/
typedef struct {
uint32_t Trigger; /*!< Specifies source(s) triggering the capture
This parameter can be a combination of @ref HRTIM_CaptureUnitTrigger */
} HRTIM_CaptureCfgTypeDef;
/**
* @brief Output configuration definition
*/
typedef struct {
uint32_t Polarity; /*!< Specifies the output polarity
This parameter can be any value of @ref HRTIM_Output_Polarity */
uint32_t SetSource; /*!< Specifies the event(s) transitioning the output from its inactive level to its active level
This parameter can be any value of @ref HRTIM_OutputSetSource */
uint32_t ResetSource; /*!< Specifies the event(s) transitioning the output from its active level to its inactive level
This parameter can be any value of @ref HRTIM_OutputResetSource */
uint32_t IdleMode; /*!< Specifies whether or not the output is affected by a burst mode operation
This parameter can be any value of @ref HRTIM_OutputIdleMode */
uint32_t IdleState; /*!< Specifies whether the output level is active or inactive when in IDLE state
This parameter can be any value of @ref HRTIM_OutputIDLEState */
uint32_t FaultState; /*!< Specifies whether the output level is active or inactive when in FAULT state
This parameter can be any value of @ref HRTIM_OutputFAULTState */
uint32_t ChopperModeEnable; /*!< Indicates whether or not the chopper mode is enabled
This parameter can be any value of @ref HRTIM_OutputChopperModeEnable */
uint32_t BurstModeEntryDelayed; /* !<Indicates whether or not deadtime is inserted when entering the IDLE state
during a burst mode operation
This parameters can be any value of @ref HRTIM_OutputBurstModeEntryDelayed */
} HRTIM_OutputCfgTypeDef;
/**
* @brief External event filtering in timing units configuration definition
*/
typedef struct {
uint32_t Filter; /*!< Specifies the type of event filtering within the timing unit
This parameter can be a value of @ref HRTIM_TimerExternalEventFilter */
uint32_t Latch; /*!< Specifies whether or not the signal is latched
This parameter can be a value of @ref HRTIM_TimerExternalEventLatch */
} HRTIM_TimerEventFilteringCfgTypeDef;
/**
* @brief Dead time feature configuration definition
*/
typedef struct {
uint32_t Prescaler; /*!< Specifies the Deadtime Prescaler
This parameter can be a number between 0x0 and = 0x7 */
uint32_t RisingValue; /*!< Specifies the Deadtime following a rising edge
This parameter can be a number between 0x0 and 0xFF */
uint32_t RisingSign; /*!< Specifies whether the deadtime is positive or negative on rising edge
This parameter can be a value of @ref HRTIM_DeadtimeRisingSign */
uint32_t RisingLock; /*!< Specifies whether or not deadtime rising settings (value and sign) are write protected
This parameter can be a value of @ref HRTIM_DeadtimeRisingLock */
uint32_t RisingSignLock; /*!< Specifies whether or not deadtime rising sign is write protected
This parameter can be a value of @ref HRTIM_DeadtimeRisingSignLock */
uint32_t FallingValue; /*!< Specifies the Deadtime following a falling edge
This parameter can be a number between 0x0 and 0xFF */
uint32_t FallingSign; /*!< Specifies whether the deadtime is positive or negative on falling edge
This parameter can be a value of @ref HRTIM_DeadtimeFallingSign */
uint32_t FallingLock; /*!< Specifies whether or not deadtime falling settings (value and sign) are write protected
This parameter can be a value of @ref HRTIM_DeadtimeFallingLock */
uint32_t FallingSignLock; /*!< Specifies whether or not deadtime falling sign is write protected
This parameter can be a value of @ref HRTIM_DeadtimeFallingSignLock */
} HRTIM_DeadTimeCfgTypeDef;
/**
* @brief Chopper mode configuration definition
*/
typedef struct {
uint32_t CarrierFreq; /*!< Specifies the Timer carrier frequency value.
This parameter can be a value between 0 and 0xF */
uint32_t DutyCycle; /*!< Specifies the Timer chopper duty cycle value.
This parameter can be a value between 0 and 0x7 */
uint32_t StartPulse; /*!< Specifies the Timer pulse width value.
This parameter can be a value between 0 and 0xF */
} HRTIM_ChopperModeCfgTypeDef;
/**
* @brief Master synchronization configuration definition
*/
typedef struct {
uint32_t SyncInputSource; /*!< Specifies the external synchronization input source
This parameter can be a value of @ref HRTIM_SynchronizationInputSource */
uint32_t SyncOutputSource; /*!< Specifies the source and event to be sent on the external synchronization outputs
This parameter can be a value of @ref HRTIM_SynchronizationOutputSource */
uint32_t SyncOutputPolarity; /*!< Specifies the conditioning of the event to be sent on the external synchronization outputs
This parameter can be a value of @ref HRTIM_SynchronizationOutputPolarity */
} HRTIM_SynchroCfgTypeDef;
/**
* @brief External event channel configuration definition
*/
typedef struct {
uint32_t Source; /*!< Identifies the source of the external event
This parameter can be a value of @ref HRTIM_ExternalEventSources */
uint32_t Polarity; /*!< Specifies the polarity of the external event (in case of level sensitivity)
This parameter can be a value of @ref HRTIM_ExternalEventPolarity */
uint32_t Sensitivity; /*!< Specifies the sensitivity of the external event
This parameter can be a value of @ref HRTIM_ExternalEventSensitivity */
uint32_t Filter; /*!< Defines the frequency used to sample the External Event and the length of the digital filter
This parameter can be a value of @ref HRTIM_ExternalEventFilter */
uint32_t FastMode; /*!< Indicates whether or not low latency mode is enabled for the external event
This parameter can be a value of @ref HRTIM_ExternalEventFastMode */
} HRTIM_EventCfgTypeDef;
/**
* @brief Fault channel configuration definition
*/
typedef struct {
uint32_t Source; /*!< Identifies the source of the fault
This parameter can be a value of @ref HRTIM_FaultSources */
uint32_t Polarity; /*!< Specifies the polarity of the fault event
This parameter can be a value of @ref HRTIM_FaultPolarity */
uint32_t Filter; /*!< Defines the frequency used to sample the Fault input and the length of the digital filter
This parameter can be a value of @ref HRTIM_FaultFilter */
uint32_t Lock; /*!< Indicates whether or not fault programming bits are write protected
This parameter can be a value of @ref HRTIM_FaultLock */
} HRTIM_FaultCfgTypeDef;
/**
* @brief Burst mode configuration definition
*/
typedef struct {
uint32_t Mode; /*!< Specifies the burst mode operating mode
This parameter can be a value of @ref HRTIM_BurstModeOperatingMode */
uint32_t ClockSource; /*!< Specifies the burst mode clock source
This parameter can be a value of @ref HRTIM_BurstModeClockSource */
uint32_t Prescaler; /*!< Specifies the burst mode prescaler
This parameter can be a value of @ref HRTIM_BurstModePrescaler */
uint32_t PreloadEnable; /*!< Specifies whether or not preload is enabled for burst mode related registers (HRTIM_BMCMPR and HRTIM_BMPER)
This parameter can be a combination of @ref HRTIM_BurstModeRegisterPreloadEnable */
uint32_t Trigger; /*!< Specifies the event(s) triggering the burst operation
This parameter can be a combination of @ref HRTIM_BurstModeTrigger */
uint32_t IdleDuration; /*!< Specifies number of periods during which the selected timers are in idle state
This parameter can be a number between 0x0 and 0xFFFF */
uint32_t Period; /*!< Specifies burst mode repetition period
This parameter can be a number between 0x1 and 0xFFFF */
} HRTIM_BurstModeCfgTypeDef;
/**
* @brief ADC trigger configuration definition
*/
typedef struct {
uint32_t UpdateSource; /*!< Specifies the ADC trigger update source
This parameter can be a combination of @ref HRTIM_ADCTriggerUpdateSource */
uint32_t Trigger; /*!< Specifies the event(s) triggering the ADC conversion
This parameter can be a combination of @ref HRTIM_ADCTriggerEvent */
} HRTIM_ADCTriggerCfgTypeDef;
/* Exported constants --------------------------------------------------------*/
/** @defgroup HRTIM_Exported_Constants
* @{
*/
/** @defgroup HRTIM_TimerIndex
* @{
* @brief Constants defining the timer indexes
*/
#define HRTIM_TIMERINDEX_TIMER_A (uint32_t)0x0 /*!< Index associated to timer A */
#define HRTIM_TIMERINDEX_TIMER_B (uint32_t)0x1 /*!< Index associated to timer B */
#define HRTIM_TIMERINDEX_TIMER_C (uint32_t)0x2 /*!< Index associated to timer C */
#define HRTIM_TIMERINDEX_TIMER_D (uint32_t)0x3 /*!< Index associated to timer D */
#define HRTIM_TIMERINDEX_TIMER_E (uint32_t)0x4 /*!< Index associated to timer E */
#define HRTIM_TIMERINDEX_MASTER (uint32_t)0x5 /*!< Index associated to master timer */
#define HRTIM_COMMONINDEX (uint32_t)0x6 /*!< Index associated to Common space */
#define IS_HRTIM_TIMERINDEX(TIMERINDEX)\
(((TIMERINDEX) == HRTIM_TIMERINDEX_MASTER) || \
((TIMERINDEX) == HRTIM_TIMERINDEX_TIMER_A) || \
((TIMERINDEX) == HRTIM_TIMERINDEX_TIMER_B) || \
((TIMERINDEX) == HRTIM_TIMERINDEX_TIMER_C) || \
((TIMERINDEX) == HRTIM_TIMERINDEX_TIMER_D) || \
((TIMERINDEX) == HRTIM_TIMERINDEX_TIMER_E))
#define IS_HRTIM_TIMING_UNIT(TIMERINDEX)\
(((TIMERINDEX) == HRTIM_TIMERINDEX_TIMER_A) || \
((TIMERINDEX) == HRTIM_TIMERINDEX_TIMER_B) || \
((TIMERINDEX) == HRTIM_TIMERINDEX_TIMER_C) || \
((TIMERINDEX) == HRTIM_TIMERINDEX_TIMER_D) || \
((TIMERINDEX) == HRTIM_TIMERINDEX_TIMER_E))
/**
* @}
*/
/** @defgroup HRTIM_TimerIdentifier
* @{
* @brief Constants defining timer identifiers
*/
#define HRTIM_TIMERID_MASTER (HRTIM_MCR_MCEN) /*!< Master identifier*/
#define HRTIM_TIMERID_TIMER_A (HRTIM_MCR_TACEN) /*!< Timer A identifier */
#define HRTIM_TIMERID_TIMER_B (HRTIM_MCR_TBCEN) /*!< Timer B identifier */
#define HRTIM_TIMERID_TIMER_C (HRTIM_MCR_TCCEN) /*!< Timer C identifier */
#define HRTIM_TIMERID_TIMER_D (HRTIM_MCR_TDCEN) /*!< Timer D identifier */
#define HRTIM_TIMERID_TIMER_E (HRTIM_MCR_TECEN) /*!< Timer E identifier */
#define IS_HRTIM_TIMERID(TIMERID)\
(((TIMERID) == HRTIM_TIMERID_MASTER) || \
((TIMERID) == HRTIM_TIMERID_TIMER_A) || \
((TIMERID) == HRTIM_TIMERID_TIMER_B) || \
((TIMERID) == HRTIM_TIMERID_TIMER_C) || \
((TIMERID) == HRTIM_TIMERID_TIMER_D) || \
((TIMERID) == HRTIM_TIMERID_TIMER_E))
/**
* @}
*/
/** @defgroup HRTIM_CompareUnit
* @{
* @brief Constants defining compare unit identifiers
*/
#define HRTIM_COMPAREUNIT_1 (uint32_t)0x00000001 /*!< Compare unit 1 identifier */
#define HRTIM_COMPAREUNIT_2 (uint32_t)0x00000002 /*!< Compare unit 2 identifier */
#define HRTIM_COMPAREUNIT_3 (uint32_t)0x00000004 /*!< Compare unit 3 identifier */
#define HRTIM_COMPAREUNIT_4 (uint32_t)0x00000008 /*!< Compare unit 4 identifier */
#define IS_HRTIM_COMPAREUNIT(COMPAREUNIT)\
(((COMPAREUNIT) == HRTIM_COMPAREUNIT_1) || \
((COMPAREUNIT) == HRTIM_COMPAREUNIT_2) || \
((COMPAREUNIT) == HRTIM_COMPAREUNIT_3) || \
((COMPAREUNIT) == HRTIM_COMPAREUNIT_4))
/**
* @}
*/
/** @defgroup HRTIM_CaptureUnit
* @{
* @brief Constants defining capture unit identifiers
*/
#define HRTIM_CAPTUREUNIT_1 (uint32_t)0x00000001 /*!< Capture unit 1 identifier */
#define HRTIM_CAPTUREUNIT_2 (uint32_t)0x00000002 /*!< Capture unit 2 identifier */
#define IS_HRTIM_CAPTUREUNIT(CAPTUREUNIT)\
(((CAPTUREUNIT) == HRTIM_CAPTUREUNIT_1) || \
((CAPTUREUNIT) == HRTIM_CAPTUREUNIT_2))
/**
* @}
*/
/** @defgroup HRTIM_TimerOutput
* @{
* @brief Constants defining timer output identifiers
*/
#define HRTIM_OUTPUT_TA1 (uint32_t)0x00000001 /*!< Timer A - Ouput 1 identifier */
#define HRTIM_OUTPUT_TA2 (uint32_t)0x00000002 /*!< Timer A - Ouput 2 identifier */
#define HRTIM_OUTPUT_TB1 (uint32_t)0x00000004 /*!< Timer B - Ouput 1 identifier */
#define HRTIM_OUTPUT_TB2 (uint32_t)0x00000008 /*!< Timer B - Ouput 2 identifier */
#define HRTIM_OUTPUT_TC1 (uint32_t)0x00000010 /*!< Timer C - Ouput 1 identifier */
#define HRTIM_OUTPUT_TC2 (uint32_t)0x00000020 /*!< Timer C - Ouput 2 identifier */
#define HRTIM_OUTPUT_TD1 (uint32_t)0x00000040 /*!< Timer D - Ouput 1 identifier */
#define HRTIM_OUTPUT_TD2 (uint32_t)0x00000080 /*!< Timer D - Ouput 2 identifier */
#define HRTIM_OUTPUT_TE1 (uint32_t)0x00000100 /*!< Timer E - Ouput 1 identifier */
#define HRTIM_OUTPUT_TE2 (uint32_t)0x00000200 /*!< Timer E - Ouput 2 identifier */
#define IS_HRTIM_OUTPUT(OUTPUT)\
(((OUTPUT) == HRTIM_OUTPUT_TA1) || \
((OUTPUT) == HRTIM_OUTPUT_TA2) || \
((OUTPUT) == HRTIM_OUTPUT_TB1) || \
((OUTPUT) == HRTIM_OUTPUT_TB2) || \
((OUTPUT) == HRTIM_OUTPUT_TC1) || \
((OUTPUT) == HRTIM_OUTPUT_TC2) || \
((OUTPUT) == HRTIM_OUTPUT_TD1) || \
((OUTPUT) == HRTIM_OUTPUT_TD2) || \
((OUTPUT) == HRTIM_OUTPUT_TE1) || \
((OUTPUT) == HRTIM_OUTPUT_TE2))
#define IS_HRTIM_TIMER_OUTPUT(TIMER, OUTPUT)\
((((TIMER) == HRTIM_TIMERINDEX_TIMER_A) && \
(((OUTPUT) == HRTIM_OUTPUT_TA1) || \
((OUTPUT) == HRTIM_OUTPUT_TA2))) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_B) && \
(((OUTPUT) == HRTIM_OUTPUT_TB1) || \
((OUTPUT) == HRTIM_OUTPUT_TB2))) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_C) && \
(((OUTPUT) == HRTIM_OUTPUT_TC1) || \
((OUTPUT) == HRTIM_OUTPUT_TC2))) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_D) && \
(((OUTPUT) == HRTIM_OUTPUT_TD1) || \
((OUTPUT) == HRTIM_OUTPUT_TD2))) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_E) && \
(((OUTPUT) == HRTIM_OUTPUT_TE1) || \
((OUTPUT) == HRTIM_OUTPUT_TE2))))
/**
* @}
*/
/** @defgroup HRTIM_ADCTrigger
* @{
* @brief Constants defining ADC triggers identifiers
*/
#define HRTIM_ADCTRIGGER_1 (uint32_t)0x00000001 /*!< ADC trigger 1 identifier */
#define HRTIM_ADCTRIGGER_2 (uint32_t)0x00000002 /*!< ADC trigger 1 identifier */
#define HRTIM_ADCTRIGGER_3 (uint32_t)0x00000004 /*!< ADC trigger 1 identifier */
#define HRTIM_ADCTRIGGER_4 (uint32_t)0x00000008 /*!< ADC trigger 1 identifier */
#define IS_HRTIM_ADCTRIGGER(ADCTRIGGER)\
(((ADCTRIGGER) == HRTIM_ADCTRIGGER_1) || \
((ADCTRIGGER) == HRTIM_ADCTRIGGER_2) || \
((ADCTRIGGER) == HRTIM_ADCTRIGGER_3) || \
((ADCTRIGGER) == HRTIM_ADCTRIGGER_4))
/**
* @}
*/
/** @defgroup HRTIM_ExternalEventChannels
* @{
* @brief Constants defining external event channel identifiers
*/
#define HRTIM_EVENT_NONE ((uint32_t)0x00000000) /*!< Undefined event channel */
#define HRTIM_EVENT_1 ((uint32_t)0x00000001) /*!< External event channel 1 identifier */
#define HRTIM_EVENT_2 ((uint32_t)0x00000002) /*!< External event channel 2 identifier */
#define HRTIM_EVENT_3 ((uint32_t)0x00000004) /*!< External event channel 3 identifier */
#define HRTIM_EVENT_4 ((uint32_t)0x00000008) /*!< External event channel 4 identifier */
#define HRTIM_EVENT_5 ((uint32_t)0x00000010) /*!< External event channel 5 identifier */
#define HRTIM_EVENT_6 ((uint32_t)0x00000020) /*!< External event channel 6 identifier */
#define HRTIM_EVENT_7 ((uint32_t)0x00000040) /*!< External event channel 7 identifier */
#define HRTIM_EVENT_8 ((uint32_t)0x00000080) /*!< External event channel 8 identifier */
#define HRTIM_EVENT_9 ((uint32_t)0x00000100) /*!< External event channel 9 identifier */
#define HRTIM_EVENT_10 ((uint32_t)0x00000200) /*!< External event channel 10 identifier */
#define IS_HRTIM_EVENT(EVENT)\
(((EVENT) == HRTIM_EVENT_1) || \
((EVENT) == HRTIM_EVENT_2) || \
((EVENT) == HRTIM_EVENT_3) || \
((EVENT) == HRTIM_EVENT_4) || \
((EVENT) == HRTIM_EVENT_5) || \
((EVENT) == HRTIM_EVENT_6) || \
((EVENT) == HRTIM_EVENT_7) || \
((EVENT) == HRTIM_EVENT_8) || \
((EVENT) == HRTIM_EVENT_9) || \
((EVENT) == HRTIM_EVENT_10))
/**
* @}
*/
/** @defgroup HRTIM_FaultChannel
* @{
* @brief Constants defining fault channel identifiers
*/
#define HRTIM_FAULT_1 ((uint32_t)0x01) /*!< Fault channel 1 identifier */
#define HRTIM_FAULT_2 ((uint32_t)0x02) /*!< Fault channel 2 identifier */
#define HRTIM_FAULT_3 ((uint32_t)0x04) /*!< Fault channel 3 identifier */
#define HRTIM_FAULT_4 ((uint32_t)0x08) /*!< Fault channel 4 identifier */
#define HRTIM_FAULT_5 ((uint32_t)0x10) /*!< Fault channel 5 identifier */
#define IS_HRTIM_FAULT(FAULT)\
(((FAULT) == HRTIM_FAULT_1) || \
((FAULT) == HRTIM_FAULT_2) || \
((FAULT) == HRTIM_FAULT_3) || \
((FAULT) == HRTIM_FAULT_4) || \
((FAULT) == HRTIM_FAULT_5))
/**
* @}
*/
/** @defgroup HRTIM_PrescalerRatio
* @{
* @brief Constants defining timer high-resolution clock prescaler ratio.
*/
#define HRTIM_PRESCALERRATIO_MUL32 ((uint32_t)0x00000000) /*!< fHRCK: 4.608 GHz - Resolution: 217 ps - Min PWM frequency: 70.3 kHz (fHRTIM=144MHz) */
#define HRTIM_PRESCALERRATIO_MUL16 ((uint32_t)0x00000001) /*!< fHRCK: 2.304 GHz - Resolution: 434 ps - Min PWM frequency: 35.1 KHz (fHRTIM=144MHz) */
#define HRTIM_PRESCALERRATIO_MUL8 ((uint32_t)0x00000002) /*!< fHRCK: 1.152 GHz - Resolution: 868 ps - Min PWM frequency: 17.6 kHz (fHRTIM=144MHz) */
#define HRTIM_PRESCALERRATIO_MUL4 ((uint32_t)0x00000003) /*!< fHRCK: 576 MHz - Resolution: 1.73 ns - Min PWM frequency: 8.8 kHz (fHRTIM=144MHz) */
#define HRTIM_PRESCALERRATIO_MUL2 ((uint32_t)0x00000004) /*!< fHRCK: 288 MHz - Resolution: 3.47 ns - Min PWM frequency: 4.4 kHz (fHRTIM=144MHz) */
#define HRTIM_PRESCALERRATIO_DIV1 ((uint32_t)0x00000005) /*!< fHRCK: 144 MHz - Resolution: 6.95 ns - Min PWM frequency: 2.2 kHz (fHRTIM=144MHz) */
#define HRTIM_PRESCALERRATIO_DIV2 ((uint32_t)0x00000006) /*!< fHRCK: 72 MHz - Resolution: 13.88 ns- Min PWM frequency: 1.1 kHz (fHRTIM=144MHz) */
#define HRTIM_PRESCALERRATIO_DIV4 ((uint32_t)0x00000007) /*!< fHRCK: 36 MHz - Resolution: 27.7 ns- Min PWM frequency: 550Hz (fHRTIM=144MHz) */
#define IS_HRTIM_PRESCALERRATIO(PRESCALERRATIO)\
(((PRESCALERRATIO) == HRTIM_PRESCALERRATIO_MUL32) || \
((PRESCALERRATIO) == HRTIM_PRESCALERRATIO_MUL16) || \
((PRESCALERRATIO) == HRTIM_PRESCALERRATIO_MUL8) || \
((PRESCALERRATIO) == HRTIM_PRESCALERRATIO_MUL4) || \
((PRESCALERRATIO) == HRTIM_PRESCALERRATIO_MUL2) || \
((PRESCALERRATIO) == HRTIM_PRESCALERRATIO_DIV1) || \
((PRESCALERRATIO) == HRTIM_PRESCALERRATIO_DIV2) || \
((PRESCALERRATIO) == HRTIM_PRESCALERRATIO_DIV4))
/**
* @}
*/
/** @defgroup HRTIM_Mode
* @{
* @brief Constants defining timer counter operating mode.
*/
#define HRTIM_MODE_CONTINOUS ((uint32_t)0x00000008) /*!< The timer operates in continuous (free-running) mode */
#define HRTIM_MODE_SINGLESHOT ((uint32_t)0x00000000) /*!< The timer operates in non retriggerable single-shot mode */
#define HRTIM_MODE_SINGLESHOT_RETRIGGERABLE ((uint32_t)0x00000010) /*!< The timer operates in retriggerable single-shot mode */
#define IS_HRTIM_MODE(MODE)\
(((MODE) == HRTIM_MODE_CONTINOUS) || \
((MODE) == HRTIM_MODE_SINGLESHOT) || \
((MODE) == HRTIM_MODE_SINGLESHOT_RETRIGGERABLE))
#define IS_HRTIM_MODE_ONEPULSE(MODE)\
(((MODE) == HRTIM_MODE_SINGLESHOT) || \
((MODE) == HRTIM_MODE_SINGLESHOT_RETRIGGERABLE))
/**
* @}
*/
/** @defgroup HRTIM_HalfModeEnable
* @{
* @brief Constants defining half mode enabling status.
*/
#define HRTIM_HALFMODE_DISABLED ((uint32_t)0x00000000) /*!< Half mode is disabled */
#define HRTIM_HALFMODE_ENABLED ((uint32_t)0x00000020) /*!< Half mode is enabled */
#define IS_HRTIM_HALFMODE(HALFMODE)\
(((HALFMODE) == HRTIM_HALFMODE_DISABLED) || \
((HALFMODE) == HRTIM_HALFMODE_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_StartOnSyncInputEvent
* @{
* @brief Constants defining the timer behavior following the synchronization event
*/
#define HRTIM_SYNCSTART_DISABLED ((uint32_t)0x00000000) /*!< Synchronization input event has effect on the timer */
#define HRTIM_SYNCSTART_ENABLED (HRTIM_MCR_SYNCSTRTM) /*!< Synchronization input event starts the timer */
#define IS_HRTIM_SYNCSTART(SYNCSTART)\
(((SYNCSTART) == HRTIM_SYNCSTART_DISABLED) || \
((SYNCSTART) == HRTIM_SYNCSTART_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_ResetOnSyncInputEvent
* @{
* @brief Constants defining the timer behavior following the synchronization event
*/
#define HRTIM_SYNCRESET_DISABLED ((uint32_t)0x00000000) /*!< Synchronization input event has effect on the timer */
#define HRTIM_SYNCRESET_ENABLED (HRTIM_MCR_SYNCRSTM) /*!< Synchronization input event resets the timer */
#define IS_HRTIM_SYNCRESET(SYNCRESET)\
(((SYNCRESET) == HRTIM_SYNCRESET_DISABLED) || \
((SYNCRESET) == HRTIM_SYNCRESET_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_DACSynchronization
* @{
* @brief Constants defining on which output the DAC synchronization event is sent
*/
#define HRTIM_DACSYNC_NONE (uint32_t)0x00000000 /*!< No DAC synchronization event generated */
#define HRTIM_DACSYNC_DACTRIGOUT_1 (HRTIM_MCR_DACSYNC_0) /*!< DAC synchronization event generated on DACTrigOut1 output upon timer update */
#define HRTIM_DACSYNC_DACTRIGOUT_2 (HRTIM_MCR_DACSYNC_1) /*!< DAC synchronization event generated on DACTrigOut2 output upon timer update */
#define HRTIM_DACSYNC_DACTRIGOUT_3 (HRTIM_MCR_DACSYNC_1 | HRTIM_MCR_DACSYNC_0) /*!< DAC update generated on DACTrigOut3 output upon timer update */
#define IS_HRTIM_DACSYNC(DACSYNC)\
(((DACSYNC) == HRTIM_DACSYNC_NONE) || \
((DACSYNC) == HRTIM_DACSYNC_DACTRIGOUT_1) || \
((DACSYNC) == HRTIM_DACSYNC_DACTRIGOUT_2) || \
((DACSYNC) == HRTIM_DACSYNC_DACTRIGOUT_3))
/**
* @}
*/
/** @defgroup HRTIM_RegisterPreloadEnable
* @{
* @brief Constants defining whether a write access into a preloadable
* register is done into the active or the preload register.
*/
#define HRTIM_PRELOAD_DISABLED ((uint32_t)0x00000000) /*!< Preload disabled: the write access is directly done into the active register */
#define HRTIM_PRELOAD_ENABLED (HRTIM_MCR_PREEN) /*!< Preload enabled: the write access is done into the preload register */
#define IS_HRTIM_PRELOAD(PRELOAD)\
(((PRELOAD) == HRTIM_PRELOAD_DISABLED) || \
((PRELOAD) == HRTIM_PRELOAD_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_UpdateGating
* @{
* @brief Constants defining how the update occurs relatively to the burst DMA
* transaction and the external update request on update enable inputs 1 to 3.
*/
#define HRTIM_UPDATEGATING_INDEPENDENT (uint32_t)0x00000000 /*!< Update done independently from the DMA burst transfer completion */
#define HRTIM_UPDATEGATING_DMABURST (HRTIM_TIMCR_UPDGAT_0) /*!< Update done when the DMA burst transfer is completed */
#define HRTIM_UPDATEGATING_DMABURST_UPDATE (HRTIM_TIMCR_UPDGAT_1) /*!< Update done on timer roll-over following a DMA burst transfer completion*/
#define HRTIM_UPDATEGATING_UPDEN1 (HRTIM_TIMCR_UPDGAT_1 | HRTIM_TIMCR_UPDGAT_0) /*!< Slave timer only - Update done on a rising edge of HRTIM update enable input 1 */
#define HRTIM_UPDATEGATING_UPDEN2 (HRTIM_TIMCR_UPDGAT_2) /*!< Slave timer only - Update done on a rising edge of HRTIM update enable input 2 */
#define HRTIM_UPDATEGATING_UPDEN3 (HRTIM_TIMCR_UPDGAT_2 | HRTIM_TIMCR_UPDGAT_0) /*!< Slave timer only - Update done on a rising edge of HRTIM update enable input 3 */
#define HRTIM_UPDATEGATING_UPDEN1_UPDATE (HRTIM_TIMCR_UPDGAT_2 | HRTIM_TIMCR_UPDGAT_1) /*!< Slave timer only - Update done on the update event following a rising edge of HRTIM update enable input 1 */
#define HRTIM_UPDATEGATING_UPDEN2_UPDATE (HRTIM_TIMCR_UPDGAT_2 | HRTIM_TIMCR_UPDGAT_1 | HRTIM_TIMCR_UPDGAT_0) /*!< Slave timer only - Update done on the update event following a rising edge of HRTIM update enable input 2 */
#define HRTIM_UPDATEGATING_UPDEN3_UPDATE (HRTIM_TIMCR_UPDGAT_3) /*!< Slave timer only - Update done on the update event following a rising edge of HRTIM update enable input 3 */
#define IS_HRTIM_UPDATEGATING_MASTER(UPDATEGATING)\
(((UPDATEGATING) == HRTIM_UPDATEGATING_INDEPENDENT) || \
((UPDATEGATING) == HRTIM_UPDATEGATING_DMABURST) || \
((UPDATEGATING) == HRTIM_UPDATEGATING_DMABURST_UPDATE))
#define IS_HRTIM_UPDATEGATING_TIM(UPDATEGATING)\
(((UPDATEGATING) == HRTIM_UPDATEGATING_INDEPENDENT) || \
((UPDATEGATING) == HRTIM_UPDATEGATING_DMABURST) || \
((UPDATEGATING) == HRTIM_UPDATEGATING_DMABURST_UPDATE) || \
((UPDATEGATING) == HRTIM_UPDATEGATING_UPDEN1) || \
((UPDATEGATING) == HRTIM_UPDATEGATING_UPDEN2) || \
((UPDATEGATING) == HRTIM_UPDATEGATING_UPDEN3) || \
((UPDATEGATING) == HRTIM_UPDATEGATING_UPDEN1_UPDATE) || \
((UPDATEGATING) == HRTIM_UPDATEGATING_UPDEN2_UPDATE) || \
((UPDATEGATING) == HRTIM_UPDATEGATING_UPDEN3_UPDATE))
/**
* @}
*/
/** @defgroup HRTIM_TimerBurstMode
* @{
* @brief Constants defining how the timer behaves during a burst
mode operation.
*/
#define HRTIM_TIMERBURSTMODE_MAINTAINCLOCK (uint32_t)0x000000 /*!< Timer counter clock is maintained and the timer operates normally */
#define HRTIM_TIMERBURSTMODE_RESETCOUNTER (HRTIM_BMCR_MTBM) /*!< Timer counter clock is stopped and the counter is reset */
#define IS_HRTIM_TIMERBURSTMODE(TIMERBURSTMODE) \
(((TIMERBURSTMODE) == HRTIM_TIMERBURSTMODE_MAINTAINCLOCK) || \
((TIMERBURSTMODE) == HRTIM_TIMERBURSTMODE_RESETCOUNTER))
/**
* @}
*/
/** @defgroup HRTIM_TimerRepetitionUpdate
* @{
* @brief Constants defining whether registers are updated when the timer
* repetition period is completed (either due to roll-over or
* reset events)
*/
#define HRTIM_UPDATEONREPETITION_DISABLED (uint32_t)0x00000000 /*!< Update on repetition disabled */
#define HRTIM_UPDATEONREPETITION_ENABLED (HRTIM_MCR_MREPU) /*!< Update on repetition enabled */
#define IS_HRTIM_UPDATEONREPETITION(UPDATEONREPETITION) \
(((UPDATEONREPETITION) == HRTIM_UPDATEONREPETITION_DISABLED) || \
((UPDATEONREPETITION) == HRTIM_UPDATEONREPETITION_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_TimerPushPullMode
* @{
* @brief Constants defining whether or not the push-pull mode is enabled for
* a timer.
*/
#define HRTIM_TIMPUSHPULLMODE_DISABLED ((uint32_t)0x00000000) /*!< Push-Pull mode disabled */
#define HRTIM_TIMPUSHPULLMODE_ENABLED ((uint32_t)HRTIM_TIMCR_PSHPLL) /*!< Push-Pull mode enabled */
#define IS_HRTIM_TIMPUSHPULLMODE(TIMPUSHPULLMODE)\
(((TIMPUSHPULLMODE) == HRTIM_TIMPUSHPULLMODE_DISABLED) || \
((TIMPUSHPULLMODE) == HRTIM_TIMPUSHPULLMODE_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_TimerFaultEnabling
* @{
* @brief Constants defining whether a faut channel is enabled for a timer
*/
#define HRTIM_TIMFAULTENABLE_NONE (uint32_t)0x00000000 /*!< No fault enabled */
#define HRTIM_TIMFAULTENABLE_FAULT1 (HRTIM_FLTR_FLT1EN) /*!< Fault 1 enabled */
#define HRTIM_TIMFAULTENABLE_FAULT2 (HRTIM_FLTR_FLT2EN) /*!< Fault 2 enabled */
#define HRTIM_TIMFAULTENABLE_FAULT3 (HRTIM_FLTR_FLT3EN) /*!< Fault 3 enabled */
#define HRTIM_TIMFAULTENABLE_FAULT4 (HRTIM_FLTR_FLT4EN) /*!< Fault 4 enabled */
#define HRTIM_TIMFAULTENABLE_FAULT5 (HRTIM_FLTR_FLT5EN) /*!< Fault 5 enabled */
#define IS_HRTIM_TIMFAULTENABLE(TIMFAULTENABLE) (((TIMFAULTENABLE) & 0xFFFFFFE0) == 0x00000000)
/**
* @}
*/
/** @defgroup HRTIM_TimerFaultLock
* @{
* @brief Constants defining whether or not fault enabling bits are write
* protected for a timer
*/
#define HRTIM_TIMFAULTLOCK_READWRITE ((uint32_t)0x00000000) /*!< Timer fault enabling bits are read/write */
#define HRTIM_TIMFAULTLOCK_READONLY (HRTIM_FLTR_FLTCLK) /*!< Timer fault enabling bits are read only */
#define IS_HRTIM_TIMFAULTLOCK(TIMFAULTLOCK)\
(((TIMFAULTLOCK) == HRTIM_TIMFAULTLOCK_READWRITE) || \
((TIMFAULTLOCK) == HRTIM_TIMFAULTLOCK_READONLY))
/**
* @}
*/
/** @defgroup HRTIM_TimerDeadtimeInsertion
* @{
* @brief Constants defining whether or not fault the dead time insertion
* feature is enabled for a timer
*/
#define HRTIM_TIMDEADTIMEINSERTION_DISABLED ((uint32_t)0x00000000) /*!< Output 1 and output 2 signals are independent */
#define HRTIM_TIMDEADTIMEINSERTION_ENABLED HRTIM_OUTR_DTEN /*!< Deadtime is inserted between output 1 and output 2 */
#define IS_HRTIM_TIMDEADTIMEINSERTION(TIMDEADTIMEINSERTION)\
(((TIMDEADTIMEINSERTION) == HRTIM_TIMDEADTIMEINSERTION_DISABLED) || \
((TIMDEADTIMEINSERTION) == HRTIM_TIMDEADTIMEINSERTION_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_TimerDelayedProtectionMode
* @{
* @brief Constants defining all possible delayed protection modes
* for a timer. Also define the source and outputs on which the delayed
* protection schemes are applied
*/
#define HRTIM_TIMDELAYEDPROTECTION_DISABLED ((uint32_t)0x00000000) /*!< No action */
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 (HRTIM_OUTR_DLYPRTEN) /*!< Output 1 delayed Idle on external Event 6 or 8 */
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 (HRTIM_OUTR_DLYPRT_0 | HRTIM_OUTR_DLYPRTEN) /*!< Output 2 delayed Idle on external Event 6 or 8 */
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 (HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLYPRTEN) /*!< Output 1 and output 2 delayed Idle on external Event 6 or 8 */
#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 (HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLYPRT_0 | HRTIM_OUTR_DLYPRTEN) /*!< Balanced Idle on external Event 6 or 8 */
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRTEN) /*!< Output 1 delayed Idle on external Event 7 or 9 */
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_0 | HRTIM_OUTR_DLYPRTEN) /*!< Output 2 delayed Idle on external Event 7 or 9 */
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLYPRTEN) /*!< Output 1 and output2 delayed Idle on external Event 7 or 9 */
#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLYPRT_0 | HRTIM_OUTR_DLYPRTEN) /*!< Balanced Idle on external Event 7 or 9 */
#define IS_HRTIM_TIMDELAYEDPROTECTION(TIMDELAYEDPROTECTION)\
(((TIMDELAYEDPROTECTION) == HRTIM_TIMDELAYEDPROTECTION_DISABLED) || \
((TIMDELAYEDPROTECTION) == HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68) || \
((TIMDELAYEDPROTECTION) == HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68) || \
((TIMDELAYEDPROTECTION) == HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68) || \
((TIMDELAYEDPROTECTION) == HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68) || \
((TIMDELAYEDPROTECTION) == HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79) || \
((TIMDELAYEDPROTECTION) == HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79) || \
((TIMDELAYEDPROTECTION) == HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79) || \
((TIMDELAYEDPROTECTION) == HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79))
/**
* @}
*/
/** @defgroup HRTIM_TimerUpdateTrigger
* @{
* @brief Constants defining whether the registers update is done synchronously
* with any other timer or master update
*/
#define HRTIM_TIMUPDATETRIGGER_NONE (uint32_t)0x00000000 /*!< Register update is disabled */
#define HRTIM_TIMUPDATETRIGGER_MASTER (HRTIM_TIMCR_MSTU) /*!< Register update is triggered by the master timer update */
#define HRTIM_TIMUPDATETRIGGER_TIMER_A (HRTIM_TIMCR_TAU) /*!< Register update is triggered by the timer A update */
#define HRTIM_TIMUPDATETRIGGER_TIMER_B (HRTIM_TIMCR_TBU) /*!< Register update is triggered by the timer B update */
#define HRTIM_TIMUPDATETRIGGER_TIMER_C (HRTIM_TIMCR_TCU) /*!< Register update is triggered by the timer C update*/
#define HRTIM_TIMUPDATETRIGGER_TIMER_D (HRTIM_TIMCR_TDU) /*!< Register update is triggered by the timer D update */
#define HRTIM_TIMUPDATETRIGGER_TIMER_E (HRTIM_TIMCR_TEU) /*!< Register update is triggered by the timer E update */
#define IS_HRTIM_TIMUPDATETRIGGER(TIMUPDATETRIGGER) (((TIMUPDATETRIGGER) & 0xFE07FFFF) == 0x00000000)
/**
* @}
*/
/** @defgroup HRTIM_TimerResetTrigger
* @{
* @brief Constants defining the events that can be selected to trigger the reset
* of the timer counter
*/
#define HRTIM_TIMRESETTRIGGER_NONE (uint32_t)0x00000000 /*!< No counter reset trigger */
#define HRTIM_TIMRESETTRIGGER_UPDATE (HRTIM_RSTR_UPDATE) /*!< The timer counter is reset upon update event */
#define HRTIM_TIMRESETTRIGGER_CMP2 (HRTIM_RSTR_CMP2) /*!< The timer counter is reset upon Timer Compare 2 event */
#define HRTIM_TIMRESETTRIGGER_CMP4 (HRTIM_RSTR_CMP4) /*!< The timer counter is reset upon Timer Compare 4 event */
#define HRTIM_TIMRESETTRIGGER_MASTER_PER (HRTIM_RSTR_MSTPER) /*!< The timer counter is reset upon master timer period event */
#define HRTIM_TIMRESETTRIGGER_MASTER_CMP1 (HRTIM_RSTR_MSTCMP1) /*!< The timer counter is reset upon master timer Compare 1 event */
#define HRTIM_TIMRESETTRIGGER_MASTER_CMP2 (HRTIM_RSTR_MSTCMP2) /*!< The timer counter is reset upon master timer Compare 2 event */
#define HRTIM_TIMRESETTRIGGER_MASTER_CMP3 (HRTIM_RSTR_MSTCMP3) /*!< The timer counter is reset upon master timer Compare 3 event */
#define HRTIM_TIMRESETTRIGGER_MASTER_CMP4 (HRTIM_RSTR_MSTCMP4) /*!< The timer counter is reset upon master timer Compare 4 event */
#define HRTIM_TIMRESETTRIGGER_EEV_1 (HRTIM_RSTR_EXTEVNT1) /*!< The timer counter is reset upon external event 1 */
#define HRTIM_TIMRESETTRIGGER_EEV_2 (HRTIM_RSTR_EXTEVNT2) /*!< The timer counter is reset upon external event 2 */
#define HRTIM_TIMRESETTRIGGER_EEV_3 (HRTIM_RSTR_EXTEVNT3) /*!< The timer counter is reset upon external event 3 */
#define HRTIM_TIMRESETTRIGGER_EEV_4 (HRTIM_RSTR_EXTEVNT4) /*!< The timer counter is reset upon external event 4 */
#define HRTIM_TIMRESETTRIGGER_EEV_5 (HRTIM_RSTR_EXTEVNT5) /*!< The timer counter is reset upon external event 5 */
#define HRTIM_TIMRESETTRIGGER_EEV_6 (HRTIM_RSTR_EXTEVNT6) /*!< The timer counter is reset upon external event 6 */
#define HRTIM_TIMRESETTRIGGER_EEV_7 (HRTIM_RSTR_EXTEVNT7) /*!< The timer counter is reset upon external event 7 */
#define HRTIM_TIMRESETTRIGGER_EEV_8 (HRTIM_RSTR_EXTEVNT8) /*!< The timer counter is reset upon external event 8 */
#define HRTIM_TIMRESETTRIGGER_EEV_9 (HRTIM_RSTR_EXTEVNT9) /*!< The timer counter is reset upon external event 9 */
#define HRTIM_TIMRESETTRIGGER_EEV_10 (HRTIM_RSTR_EXTEVNT10) /*!< The timer counter is reset upon external event 10 */
#define HRTIM_TIMRESETTRIGGER_OTHER1_CMP1 (HRTIM_RSTR_TIMBCMP1) /*!< The timer counter is reset upon other timer Compare 1 event */
#define HRTIM_TIMRESETTRIGGER_OTHER1_CMP2 (HRTIM_RSTR_TIMBCMP2) /*!< The timer counter is reset upon other timer Compare 2 event */
#define HRTIM_TIMRESETTRIGGER_OTHER1_CMP4 (HRTIM_RSTR_TIMBCMP4) /*!< The timer counter is reset upon other timer Compare 4 event */
#define HRTIM_TIMRESETTRIGGER_OTHER2_CMP1 (HRTIM_RSTR_TIMCCMP1) /*!< The timer counter is reset upon other timer Compare 1 event */
#define HRTIM_TIMRESETTRIGGER_OTHER2_CMP2 (HRTIM_RSTR_TIMCCMP2) /*!< The timer counter is reset upon other timer Compare 2 event */
#define HRTIM_TIMRESETTRIGGER_OTHER2_CMP4 (HRTIM_RSTR_TIMCCMP4) /*!< The timer counter is reset upon other timer Compare 4 event */
#define HRTIM_TIMRESETTRIGGER_OTHER3_CMP1 (HRTIM_RSTR_TIMDCMP1) /*!< The timer counter is reset upon other timer Compare 1 event */
#define HRTIM_TIMRESETTRIGGER_OTHER3_CMP2 (HRTIM_RSTR_TIMDCMP2) /*!< The timer counter is reset upon other timer Compare 2 event */
#define HRTIM_TIMRESETTRIGGER_OTHER3_CMP4 (HRTIM_RSTR_TIMDCMP4) /*!< The timer counter is reset upon other timer Compare 4 event */
#define HRTIM_TIMRESETTRIGGER_OTHER4_CMP1 (HRTIM_RSTR_TIMECMP1) /*!< The timer counter is reset upon other timer Compare 1 event */
#define HRTIM_TIMRESETTRIGGER_OTHER4_CMP2 (HRTIM_RSTR_TIMECMP2) /*!< The timer counter is reset upon other timer Compare 2 event */
#define HRTIM_TIMRESETTRIGGER_OTHER4_CMP4 (HRTIM_RSTR_TIMECMP4) /*!< The timer counter is reset upon other timer Compare 4 event */
#define IS_HRTIM_TIMRESETTRIGGER(TIMRESETTRIGGER) (((TIMRESETTRIGGER) & 0x800000001) == 0x00000000)
/**
* @}
*/
/** @defgroup HRTIM_TimerResetUpdate
* @{
* @brief Constants defining whether the register are updated upon Timerx
* counter reset or rollover to 0 after reaching the period value
* in continuous mode
*/
#define HRTIM_TIMUPDATEONRESET_DISABLED (uint32_t)0x00000000 /*!< Update by timer x reset / rollover disabled */
#define HRTIM_TIMUPDATEONRESET_ENABLED (HRTIM_TIMCR_TRSTU) /*!< Update by timer x reset / rollover enabled */
#define IS_HRTIM_TIMUPDATEONRESET(TIMUPDATEONRESET) \
(((TIMUPDATEONRESET) == HRTIM_TIMUPDATEONRESET_DISABLED) || \
((TIMUPDATEONRESET) == HRTIM_TIMUPDATEONRESET_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_CompareUnitAutoDelayedMode
* @{
* @brief Constants defining whether the compare register is behaving in
* regular mode (compare match issued as soon as counter equal compare),
* or in auto-delayed mode
*/
#define HRTIM_AUTODELAYEDMODE_REGULAR ((uint32_t)0x00000000) /*!< standard compare mode */
#define HRTIM_AUTODELAYEDMODE_AUTODELAYED_NOTIMEOUT (HRTIM_TIMCR_DELCMP2_0) /*!< Compare event generated only if a capture has occured */
#define HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1 (HRTIM_TIMCR_DELCMP2_1) /*!< Compare event generated if a capture has occurred or after a Compare 1 match (timeout if capture event is missing) */
#define HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3 (HRTIM_TIMCR_DELCMP2_1 | HRTIM_TIMCR_DELCMP2_0) /*!< Compare event generated if a capture has occurred or after a Compare 3 match (timeout if capture event is missing) */
#define IS_HRTIM_AUTODELAYEDMODE(AUTODELAYEDMODE)\
(((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_REGULAR) || \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_AUTODELAYED_NOTIMEOUT) || \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1) || \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3))
/* Auto delayed mode is only available for compare units 2 and 4 */
#define IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(COMPAREUNIT, AUTODELAYEDMODE) \
((((COMPAREUNIT) == HRTIM_COMPAREUNIT_1) && \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_REGULAR)) \
|| \
(((COMPAREUNIT) == HRTIM_COMPAREUNIT_2) && \
(((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_REGULAR) || \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_AUTODELAYED_NOTIMEOUT) || \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1) || \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3))) \
|| \
(((COMPAREUNIT) == HRTIM_COMPAREUNIT_3) && \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_REGULAR)) \
|| \
(((COMPAREUNIT) == HRTIM_COMPAREUNIT_4) && \
(((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_REGULAR) || \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_AUTODELAYED_NOTIMEOUT) || \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1) || \
((AUTODELAYEDMODE) == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3))))
/**
* @}
*/
/** @defgroup HRTIM_BasicOCMode
* @{
* @brief Constants defining the behavior of the output signal when the timer
operates in basic output compare mode
*/
#define HRTIM_BASICOCMODE_TOGGLE ((uint32_t)0x00000001) /*!< Output toggles when the timer counter reaches the compare value */
#define HRTIM_BASICOCMODE_INACTIVE ((uint32_t)0x00000002) /*!< Output forced to active level when the timer counter reaches the compare value */
#define HRTIM_BASICOCMODE_ACTIVE ((uint32_t)0x00000003) /*!< Output forced to inactive level when the timer counter reaches the compare value */
#define IS_HRTIM_BASICOCMODE(BASICOCMODE)\
(((BASICOCMODE) == HRTIM_BASICOCMODE_TOGGLE) || \
((BASICOCMODE) == HRTIM_BASICOCMODE_INACTIVE) || \
((BASICOCMODE) == HRTIM_BASICOCMODE_ACTIVE))
/**
* @}
*/
/** @defgroup HRTIM_OutputPolarity
* @{
* @brief Constants defining the polarity of a timer output
*/
#define HRTIM_OUTPUTPOLARITY_HIGH ((uint32_t)0x00000000) /*!< Output is active HIGH */
#define HRTIM_OUTPUTPOLARITY_LOW (HRTIM_OUTR_POL1) /*!< Output is active LOW */
#define IS_HRTIM_OUTPUTPOLARITY(OUTPUTPOLARITY)\
(((OUTPUTPOLARITY) == HRTIM_OUTPUTPOLARITY_HIGH) || \
((OUTPUTPOLARITY) == HRTIM_OUTPUTPOLARITY_LOW))
/**
* @}
*/
/** @defgroup HRTIM_OutputSetSource
* @{
* @brief Constants defining the events that can be selected to configure the
* set crossbar of a timer output
*/
#define HRTIM_OUTPUTSET_NONE (uint32_t)0x00000000 /*!< Reset the output set crossbar */
#define HRTIM_OUTPUTSET_RESYNC (HRTIM_SET1R_RESYNC) /*!< Timer reset event coming solely from software or SYNC input forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMPER (HRTIM_SET1R_PER) /*!< Timer period event forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMCMP1 (HRTIM_SET1R_CMP1) /*!< Timer compare 1 event forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMCMP2 (HRTIM_SET1R_CMP2) /*!< Timer compare 2 event forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMCMP3 (HRTIM_SET1R_CMP3) /*!< Timer compare 3 event forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMCMP4 (HRTIM_SET1R_CMP4) /*!< Timer compare 4 event forces the output to its active state */
#define HRTIM_OUTPUTSET_MASTERPER (HRTIM_SET1R_MSTPER) /*!< The master timer period event forces the output to its active state */
#define HRTIM_OUTPUTSET_MASTERCMP1 (HRTIM_SET1R_MSTCMP1) /*!< Master Timer compare 1 event forces the output to its active state */
#define HRTIM_OUTPUTSET_MASTERCMP2 (HRTIM_SET1R_MSTCMP2) /*!< Master Timer compare 2 event forces the output to its active state */
#define HRTIM_OUTPUTSET_MASTERCMP3 (HRTIM_SET1R_MSTCMP3) /*!< Master Timer compare 3 event forces the output to its active state */
#define HRTIM_OUTPUTSET_MASTERCMP4 (HRTIM_SET1R_MSTCMP4) /*!< Master Timer compare 4 event forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMEV_1 (HRTIM_SET1R_TIMEVNT1) /*!< Timer event 1 forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMEV_2 (HRTIM_SET1R_TIMEVNT2) /*!< Timer event 2 forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMEV_3 (HRTIM_SET1R_TIMEVNT3) /*!< Timer event 3 forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMEV_4 (HRTIM_SET1R_TIMEVNT4) /*!< Timer event 4 forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMEV_5 (HRTIM_SET1R_TIMEVNT5) /*!< Timer event 5 forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMEV_6 (HRTIM_SET1R_TIMEVNT6) /*!< Timer event 6 forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMEV_7 (HRTIM_SET1R_TIMEVNT7) /*!< Timer event 7 forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMEV_8 (HRTIM_SET1R_TIMEVNT8) /*!< Timer event 8 forces the output to its active state */
#define HRTIM_OUTPUTSET_TIMEV_9 (HRTIM_SET1R_TIMEVNT9) /*!< Timer event 9 forces the output to its active state */
#define HRTIM_OUTPUTSET_EEV_1 (HRTIM_SET1R_EXTVNT1) /*!< External event 1 forces the output to its active state */
#define HRTIM_OUTPUTSET_EEV_2 (HRTIM_SET1R_EXTVNT2) /*!< External event 2 forces the output to its active state */
#define HRTIM_OUTPUTSET_EEV_3 (HRTIM_SET1R_EXTVNT3) /*!< External event 3 forces the output to its active state */
#define HRTIM_OUTPUTSET_EEV_4 (HRTIM_SET1R_EXTVNT4) /*!< External event 4 forces the output to its active state */
#define HRTIM_OUTPUTSET_EEV_5 (HRTIM_SET1R_EXTVNT5) /*!< External event 5 forces the output to its active state */
#define HRTIM_OUTPUTSET_EEV_6 (HRTIM_SET1R_EXTVNT6) /*!< External event 6 forces the output to its active state */
#define HRTIM_OUTPUTSET_EEV_7 (HRTIM_SET1R_EXTVNT7) /*!< External event 7 forces the output to its active state */
#define HRTIM_OUTPUTSET_EEV_8 (HRTIM_SET1R_EXTVNT8) /*!< External event 8 forces the output to its active state */
#define HRTIM_OUTPUTSET_EEV_9 (HRTIM_SET1R_EXTVNT9) /*!< External event 9 forces the output to its active state */
#define HRTIM_OUTPUTSET_EEV_10 (HRTIM_SET1R_EXTVNT10) /*!< External event 10 forces the output to its active state */
#define HRTIM_OUTPUTSET_UPDATE (HRTIM_SET1R_UPDATE) /*!< Timer register update event forces the output to its active state */
#define IS_HRTIM_OUTPUTSET(OUTPUTSET)\
(((OUTPUTSET) == HRTIM_OUTPUTSET_NONE) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_RESYNC) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMPER) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMCMP1) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMCMP2) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMCMP3) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMCMP4) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_MASTERPER) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_MASTERCMP1) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_MASTERCMP2) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_MASTERCMP3) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_MASTERCMP4) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMEV_1) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMEV_2) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMEV_3) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMEV_4) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMEV_5) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMEV_6) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMEV_7) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMEV_8) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_TIMEV_9) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_EEV_1) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_EEV_2) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_EEV_3) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_EEV_4) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_EEV_5) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_EEV_6) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_EEV_7) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_EEV_8) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_EEV_9) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_EEV_10) || \
((OUTPUTSET) == HRTIM_OUTPUTSET_UPDATE))
/**
* @}
*/
/** @defgroup HRTIM_OutputResetSource
* @{
* @brief Constants defining the events that can be selected to configure the
* set crossbar of a timer output
*/
#define HRTIM_OUTPUTRESET_NONE (uint32_t)0x00000000 /*!< Reset the output reset crossbar */
#define HRTIM_OUTPUTRESET_RESYNC (HRTIM_RST1R_RESYNC) /*!< Timer reset event coming solely from software or SYNC input forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMPER (HRTIM_RST1R_PER) /*!< Timer period event forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMCMP1 (HRTIM_RST1R_CMP1) /*!< Timer compare 1 event forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMCMP2 (HRTIM_RST1R_CMP2) /*!< Timer compare 2 event forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMCMP3 (HRTIM_RST1R_CMP3) /*!< Timer compare 3 event forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMCMP4 (HRTIM_RST1R_CMP4) /*!< Timer compare 4 event forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_MASTERPER (HRTIM_RST1R_MSTPER) /*!< The master timer period event forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_MASTERCMP1 (HRTIM_RST1R_MSTCMP1) /*!< Master Timer compare 1 event forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_MASTERCMP2 (HRTIM_RST1R_MSTCMP2) /*!< Master Timer compare 2 event forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_MASTERCMP3 (HRTIM_RST1R_MSTCMP3) /*!< Master Timer compare 3 event forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_MASTERCMP4 (HRTIM_RST1R_MSTCMP4) /*!< Master Timer compare 4 event forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMEV_1 (HRTIM_RST1R_TIMEVNT1) /*!< Timer event 1 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMEV_2 (HRTIM_RST1R_TIMEVNT2) /*!< Timer event 2 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMEV_3 (HRTIM_RST1R_TIMEVNT3) /*!< Timer event 3 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMEV_4 (HRTIM_RST1R_TIMEVNT4) /*!< Timer event 4 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMEV_5 (HRTIM_RST1R_TIMEVNT5) /*!< Timer event 5 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMEV_6 (HRTIM_RST1R_TIMEVNT6) /*!< Timer event 6 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMEV_7 (HRTIM_RST1R_TIMEVNT7) /*!< Timer event 7 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMEV_8 (HRTIM_RST1R_TIMEVNT8) /*!< Timer event 8 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_TIMEV_9 (HRTIM_RST1R_TIMEVNT9) /*!< Timer event 9 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_EEV_1 (HRTIM_RST1R_EXTVNT1) /*!< External event 1 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_EEV_2 (HRTIM_RST1R_EXTVNT2) /*!< External event 2 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_EEV_3 (HRTIM_RST1R_EXTVNT3) /*!< External event 3 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_EEV_4 (HRTIM_RST1R_EXTVNT4) /*!< External event 4 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_EEV_5 (HRTIM_RST1R_EXTVNT5) /*!< External event 5 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_EEV_6 (HRTIM_RST1R_EXTVNT6) /*!< External event 6 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_EEV_7 (HRTIM_RST1R_EXTVNT7) /*!< External event 7 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_EEV_8 (HRTIM_RST1R_EXTVNT8) /*!< External event 8 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_EEV_9 (HRTIM_RST1R_EXTVNT9) /*!< External event 9 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_EEV_10 (HRTIM_RST1R_EXTVNT10) /*!< External event 10 forces the output to its inactive state */
#define HRTIM_OUTPUTRESET_UPDATE (HRTIM_RST1R_UPDATE) /*!< Timer register update event forces the output to its inactive state */
#define IS_HRTIM_OUTPUTRESET(OUTPUTRESET)\
(((OUTPUTRESET) == HRTIM_OUTPUTRESET_NONE) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_RESYNC) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMPER) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMCMP1) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMCMP2) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMCMP3) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMCMP4) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_MASTERPER) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_MASTERCMP1) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_MASTERCMP2) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_MASTERCMP3) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_MASTERCMP4) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMEV_1) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMEV_2) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMEV_3) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMEV_4) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMEV_5) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMEV_6) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMEV_7) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMEV_8) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_TIMEV_9) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_EEV_1) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_EEV_2) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_EEV_3) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_EEV_4) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_EEV_5) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_EEV_6) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_EEV_7) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_EEV_8) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_EEV_9) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_EEV_10) || \
((OUTPUTRESET) == HRTIM_OUTPUTRESET_UPDATE))
/**
* @}
*/
/** @defgroup HRTIM_OutputIdleMode
* @{
* @brief Constants defining whether or not the timer output transition to its
IDLE state when burst mode is entered
*/
#define HRTIM_OUTPUTIDLEMODE_NONE (uint32_t)0x00000000 /*!< The output is not affected by the burst mode operation */
#define HRTIM_OUTPUTIDLEMODE_IDLE (HRTIM_OUTR_IDLM1) /*!< The output is in idle state when requested by the burst mode controller */
#define IS_HRTIM_OUTPUTIDLEMODE(OUTPUTIDLEMODE)\
(((OUTPUTIDLEMODE) == HRTIM_OUTPUTIDLEMODE_NONE) || \
((OUTPUTIDLEMODE) == HRTIM_OUTPUTIDLEMODE_IDLE))
/**
* @}
*/
/** @defgroup HRTIM_OutputIDLEState
* @{
* @brief Constants defining the IDLE state of a timer output
*/
#define HRTIM_OUTPUTIDLESTATE_INACTIVE (uint32_t)0x00000000 /*!< Output at inactive level when in IDLE state */
#define HRTIM_OUTPUTIDLESTATE_ACTIVE (HRTIM_OUTR_IDLES1) /*!< Output at active level when in IDLE state */
#define IS_HRTIM_OUTPUTIDLESTATE(OUTPUTIDLESTATE)\
(((OUTPUTIDLESTATE) == HRTIM_OUTPUTIDLESTATE_INACTIVE) || \
((OUTPUTIDLESTATE) == HRTIM_OUTPUTIDLESTATE_ACTIVE))
/**
* @}
*/
/** @defgroup HRTIM_OutputFAULTState
* @{
* @brief Constants defining the FAULT state of a timer output
*/
#define HRTIM_OUTPUTFAULTSTATE_NONE (uint32_t)0x00000000 /*!< The output is not affected by the fault input */
#define HRTIM_OUTPUTFAULTSTATE_ACTIVE (HRTIM_OUTR_FAULT1_0) /*!< Output at active level when in FAULT state */
#define HRTIM_OUTPUTFAULTSTATE_INACTIVE (HRTIM_OUTR_FAULT1_1) /*!< Output at inactive level when in FAULT state */
#define HRTIM_OUTPUTFAULTSTATE_HIGHZ (HRTIM_OUTR_FAULT1_1 | HRTIM_OUTR_FAULT1_0) /*!< Output is tri-stated when in FAULT state */
#define IS_HRTIM_OUTPUTFAULTSTATE(OUTPUTFAULTSTATE)\
(((OUTPUTFAULTSTATE) == HRTIM_OUTPUTFAULTSTATE_NONE) || \
((OUTPUTFAULTSTATE) == HRTIM_OUTPUTFAULTSTATE_ACTIVE) || \
((OUTPUTFAULTSTATE) == HRTIM_OUTPUTFAULTSTATE_INACTIVE) || \
((OUTPUTFAULTSTATE) == HRTIM_OUTPUTFAULTSTATE_HIGHZ))
/**
* @}
*/
/** @defgroup HRTIM_OutputChopperModeEnable
* @{
* @brief Constants defining whether or not chopper mode is enabled for a timer
output
*/
#define HRTIM_OUTPUTCHOPPERMODE_DISABLED (uint32_t)0x00000000 /*!< The output is not affected by the fault input */
#define HRTIM_OUTPUTCHOPPERMODE_ENABLED (HRTIM_OUTR_CHP1) /*!< Output at active level when in FAULT state */
#define IS_HRTIM_OUTPUTCHOPPERMODE(OUTPUTCHOPPERMODE)\
(((OUTPUTCHOPPERMODE) == HRTIM_OUTPUTCHOPPERMODE_DISABLED) || \
((OUTPUTCHOPPERMODE) == HRTIM_OUTPUTCHOPPERMODE_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_OutputBurstModeEntryDelayed
* @{
* @brief Constants defining the idle mode entry is delayed by forcing a
deadtime insertion before switching the outputs to their idle state
*/
#define HRTIM_OUTPUTBURSTMODEENTRY_REGULAR (uint32_t)0x00000000 /*!< The programmed Idle state is applied immediately to the Output */
#define HRTIM_OUTPUTBURSTMODEENTRY_DELAYED (HRTIM_OUTR_DIDL1) /*!< Deadtime is inserted on output before entering the idle mode */
#define IS_HRTIM_OUTPUTBURSTMODEENTRY(OUTPUTBURSTMODEENTRY)\
(((OUTPUTBURSTMODEENTRY) == HRTIM_OUTPUTBURSTMODEENTRY_REGULAR) || \
((OUTPUTBURSTMODEENTRY) == HRTIM_OUTPUTBURSTMODEENTRY_DELAYED))
/**
* @}
*/
/** @defgroup HRTIM_CaptureUnitTrigger
* @{
* @brief Constants defining the events that can be selected to trigger the
* capture of the timing unit counter
*/
#define HRTIM_CAPTURETRIGGER_NONE (uint32_t)0x00000000 /*!< Capture trigger is disabled */
#define HRTIM_CAPTURETRIGGER_UPDATE (HRTIM_CPT1CR_UPDCPT) /*!< The update event triggers the Capture */
#define HRTIM_CAPTURETRIGGER_EEV_1 (HRTIM_CPT1CR_EXEV1CPT) /*!< The External event 1 triggers the Capture */
#define HRTIM_CAPTURETRIGGER_EEV_2 (HRTIM_CPT1CR_EXEV2CPT) /*!< The External event 2 triggers the Capture */
#define HRTIM_CAPTURETRIGGER_EEV_3 (HRTIM_CPT1CR_EXEV3CPT) /*!< The External event 3 triggers the Capture */
#define HRTIM_CAPTURETRIGGER_EEV_4 (HRTIM_CPT1CR_EXEV4CPT) /*!< The External event 4 triggers the Capture */
#define HRTIM_CAPTURETRIGGER_EEV_5 (HRTIM_CPT1CR_EXEV5CPT) /*!< The External event 5 triggers the Capture */
#define HRTIM_CAPTURETRIGGER_EEV_6 (HRTIM_CPT1CR_EXEV6CPT) /*!< The External event 6 triggers the Capture */
#define HRTIM_CAPTURETRIGGER_EEV_7 (HRTIM_CPT1CR_EXEV7CPT) /*!< The External event 7 triggers the Capture */
#define HRTIM_CAPTURETRIGGER_EEV_8 (HRTIM_CPT1CR_EXEV8CPT) /*!< The External event 8 triggers the Capture */
#define HRTIM_CAPTURETRIGGER_EEV_9 (HRTIM_CPT1CR_EXEV9CPT) /*!< The External event 9 triggers the Capture */
#define HRTIM_CAPTURETRIGGER_EEV_10 (HRTIM_CPT1CR_EXEV10CPT) /*!< The External event 10 triggers the Capture */
#define HRTIM_CAPTURETRIGGER_TA1_SET (HRTIM_CPT1CR_TA1SET) /*!< Capture is triggered by TA1 output inactive to active transition */
#define HRTIM_CAPTURETRIGGER_TA1_RESET (HRTIM_CPT1CR_TA1RST) /*!< Capture is triggered by TA1 output active to inactive transition */
#define HRTIM_CAPTURETRIGGER_TIMERA_CMP1 (HRTIM_CPT1CR_TA1CMP1) /*!< Timer A Compare 1 triggers Capture */
#define HRTIM_CAPTURETRIGGER_TIMERA_CMP2 (HRTIM_CPT1CR_TA1CMP2) /*!< Timer A Compare 2 triggers Capture */
#define HRTIM_CAPTURETRIGGER_TB1_SET (HRTIM_CPT1CR_TB1SET) /*!< Capture is triggered by TB1 output inactive to active transition */
#define HRTIM_CAPTURETRIGGER_TB1_RESET (HRTIM_CPT1CR_TB1RST) /*!< Capture is triggered by TB1 output active to inactive transition */
#define HRTIM_CAPTURETRIGGER_TIMERB_CMP1 (HRTIM_CPT1CR_TB1CMP1) /*!< Timer B Compare 1 triggers Capture */
#define HRTIM_CAPTURETRIGGER_TIMERB_CMP2 (HRTIM_CPT1CR_TB1CMP2) /*!< Timer B Compare 2 triggers Capture */
#define HRTIM_CAPTURETRIGGER_TC1_SET (HRTIM_CPT1CR_TC1SET) /*!< Capture is triggered by TC1 output inactive to active transition */
#define HRTIM_CAPTURETRIGGER_TC1_RESET (HRTIM_CPT1CR_TC1RST) /*!< Capture is triggered by TC1 output active to inactive transition */
#define HRTIM_CAPTURETRIGGER_TIMERC_CMP1 (HRTIM_CPT1CR_TC1CMP1) /*!< Timer C Compare 1 triggers Capture */
#define HRTIM_CAPTURETRIGGER_TIMERC_CMP2 (HRTIM_CPT1CR_TC1CMP2) /*!< Timer C Compare 2 triggers Capture */
#define HRTIM_CAPTURETRIGGER_TD1_SET (HRTIM_CPT1CR_TD1SET) /*!< Capture is triggered by TD1 output inactive to active transition */
#define HRTIM_CAPTURETRIGGER_TD1_RESET (HRTIM_CPT1CR_TD1RST) /*!< Capture is triggered by TD1 output active to inactive transition */
#define HRTIM_CAPTURETRIGGER_TIMERD_CMP1 (HRTIM_CPT1CR_TD1CMP1) /*!< Timer D Compare 1 triggers Capture */
#define HRTIM_CAPTURETRIGGER_TIMERD_CMP2 (HRTIM_CPT1CR_TD1CMP2) /*!< Timer D Compare 2 triggers Capture */
#define HRTIM_CAPTURETRIGGER_TE1_SET (HRTIM_CPT1CR_TE1SET) /*!< Capture is triggered by TE1 output inactive to active transition */
#define HRTIM_CAPTURETRIGGER_TE1_RESET (HRTIM_CPT1CR_TE1RST) /*!< Capture is triggered by TE1 output active to inactive transition */
#define HRTIM_CAPTURETRIGGER_TIMERE_CMP1 (HRTIM_CPT1CR_TE1CMP1) /*!< Timer E Compare 1 triggers Capture */
#define HRTIM_CAPTURETRIGGER_TIMERE_CMP2 (HRTIM_CPT1CR_TE1CMP2) /*!< Timer E Compare 2 triggers Capture */
#define IS_HRTIM_TIMER_CAPTURETRIGGER(TIMER, CAPTURETRIGGER) \
(((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_NONE) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_UPDATE) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_EEV_1) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_EEV_2) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_EEV_3) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_EEV_4) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_EEV_5) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_EEV_6) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_EEV_7) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_EEV_8) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_EEV_9) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_EEV_10) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_A) && \
(((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TA1_SET) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TA1_RESET) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TIMERA_CMP1) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TIMERA_CMP2))) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_B) && \
(((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TB1_SET) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TB1_RESET) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TIMERB_CMP1) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TIMERB_CMP2))) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_C) && \
(((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TC1_SET) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TC1_RESET) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TIMERC_CMP1) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TIMERC_CMP2))) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_D) && \
(((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TD1_SET) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TD1_RESET) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TIMERD_CMP1) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TIMERD_CMP2))) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_E) && \
(((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TE1_SET) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TE1_RESET) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TIMERE_CMP1) || \
((CAPTURETRIGGER) == HRTIM_CAPTURETRIGGER_TIMERE_CMP2))))
/**
* @}
*/
/** @defgroup HRTIM_TimerExternalEventFilter
* @{
* @brief Constants defining the event filtering applied to external events
* by a timer
*/
#define HRTIM_TIMEVENTFILTER_NONE (0x00000000)
#define HRTIM_TIMEVENTFILTER_BLANKINGCMP1 (HRTIM_EEFR1_EE1FLTR_0) /*!< Blanking from counter reset/roll-over to Compare 1 */
#define HRTIM_TIMEVENTFILTER_BLANKINGCMP2 (HRTIM_EEFR1_EE1FLTR_1) /*!< Blanking from counter reset/roll-over to Compare 2 */
#define HRTIM_TIMEVENTFILTER_BLANKINGCMP3 (HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) /*!< Blanking from counter reset/roll-over to Compare 3 */
#define HRTIM_TIMEVENTFILTER_BLANKINGCMP4 (HRTIM_EEFR1_EE1FLTR_2) /*!< Blanking from counter reset/roll-over to Compare 4 */
#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR1 (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_0) /*!< Blanking from another timing unit: TIMFLTR1 source */
#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR2 (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1) /*!< Blanking from another timing unit: TIMFLTR2 source */
#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR3 (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) /*!< Blanking from another timing unit: TIMFLTR3 source */
#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR4 (HRTIM_EEFR1_EE1FLTR_3) /*!< Blanking from another timing unit: TIMFLTR4 source */
#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR5 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_0) /*!< Blanking from another timing unit: TIMFLTR5 source */
#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR6 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_1) /*!< Blanking from another timing unit: TIMFLTR6 source */
#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR7 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) /*!< Blanking from another timing unit: TIMFLTR7 source */
#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR8 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2) /*!< Blanking from another timing unit: TIMFLTR8 source */
#define HRTIM_TIMEVENTFILTER_WINDOWINGCMP2 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_0) /*!< Windowing from counter reset/roll-over to Compare 2 */
#define HRTIM_TIMEVENTFILTER_WINDOWINGCMP3 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1) /*!< Windowing from counter reset/roll-over to Compare 3 */
#define HRTIM_TIMEVENTFILTER_WINDOWINGTIM (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_0) /*!< Windowing from another timing unit: TIMWIN source */
#define IS_HRTIM_TIMEVENTFILTER(TIMEVENTFILTER)\
(((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_NONE) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGCMP1) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGCMP2) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGCMP3) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGCMP4) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGFLTR1) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGFLTR2) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGFLTR3) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGFLTR4) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGFLTR5) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGFLTR6) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGFLTR7) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_BLANKINGFLTR8) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_WINDOWINGCMP2) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_WINDOWINGCMP3) || \
((TIMEVENTFILTER) == HRTIM_TIMEVENTFILTER_WINDOWINGTIM))
/**
* @}
*/
/** @defgroup HRTIM_TimerExternalEventLatch
* @{
* @brief Constants defining whether or not the external event is
* memorized (latched) and generated as soon as the blanking period
* is completed or the window ends
*/
#define HRTIM_TIMEVENTLATCH_DISABLED ((uint32_t)0x00000000) /*!< Event is ignored if it happens during a blank, or passed through during a window */
#define HRTIM_TIMEVENTLATCH_ENABLED HRTIM_EEFR1_EE1LTCH /*!< Event 1 is latched and delayed till the end of the blanking or windowing period */ /*!< Blanking from counter reset/roll-over to Compare 1 */
#define IS_HRTIM_TIMEVENTLATCH(TIMEVENTLATCH)\
(((TIMEVENTLATCH) == HRTIM_TIMEVENTLATCH_DISABLED) || \
((TIMEVENTLATCH) == HRTIM_TIMEVENTLATCH_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_DeadtimeRisingSign
* @{
* @brief Constants defining whether the deadtime is positive or negative
* (overlapping signal) on rising edge
*/
#define HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE ((uint32_t)0x00000000) /*!< Positive deadtime on rising edge */
#define HRTIM_TIMDEADTIME_RISINGSIGN_NEGATIVE (HRTIM_DTR_SDTR) /*!< Negative deadtime on rising edge */
#define IS_HRTIM_TIMDEADTIME_RISINGSIGN(RISINGSIGN)\
(((RISINGSIGN) == HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE) || \
((RISINGSIGN) == HRTIM_TIMDEADTIME_RISINGSIGN_NEGATIVE))
/**
* @}
*/
/** @defgroup HRTIM_DeadtimeRisingLock
* @{
* @brief Constants defining whether or not the deadtime (rising sign and
* value) is write protected
*/
#define HRTIM_TIMDEADTIME_RISINGLOCK_WRITE ((uint32_t)0x00000000) /*!< Deadtime rising value and sign is writable */
#define HRTIM_TIMDEADTIME_RISINGLOCK_READONLY (HRTIM_DTR_DTRLK) /*!< Deadtime rising value and sign is read-only */
#define IS_HRTIM_TIMDEADTIME_RISINGLOCK(RISINGLOCK)\
(((RISINGLOCK) == HRTIM_TIMDEADTIME_RISINGLOCK_WRITE) || \
((RISINGLOCK) == HRTIM_TIMDEADTIME_RISINGLOCK_READONLY))
/**
* @}
*/
/** @defgroup HRTIM_DeadtimeRisingSignLock
* @{
* @brief Constants defining whether or not the deadtime rising sign is write
* protected
*/
#define HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE ((uint32_t)0x00000000) /*!< Deadtime rising sign is writable */
#define HRTIM_TIMDEADTIME_RISINGSIGNLOCK_READONLY (HRTIM_DTR_DTRSLK) /*!< Deadtime rising sign is read-only */
#define IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(RISINGSIGNLOCK)\
(((RISINGSIGNLOCK) == HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE) || \
((RISINGSIGNLOCK) == HRTIM_TIMDEADTIME_RISINGSIGNLOCK_READONLY))
/**
* @}
*/
/** @defgroup HRTIM_DeadtimeFallingSign
* @{
* @brief Constants defining whether the deadtime is positive or negative
* (overlapping signal) on falling edge
*/
#define HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE ((uint32_t)0x00000000) /*!< Positive deadtime on falling edge */
#define HRTIM_TIMDEADTIME_FALLINGSIGN_NEGATIVE (HRTIM_DTR_SDTF) /*!< Negative deadtime on falling edge */
#define IS_HRTIM_TIMDEADTIME_FALLINGSIGN(FALLINGSIGN)\
(((FALLINGSIGN) == HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE) || \
((FALLINGSIGN) == HRTIM_TIMDEADTIME_FALLINGSIGN_NEGATIVE))
/**
* @}
*/
/** @defgroup HRTIM_DeadtimeFallingLock
* @{
* @brief Constants defining whether or not the deadtime (falling sign and
* value) is write protected
*/
#define HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE ((uint32_t)0x00000000) /*!< Deadtime falling value and sign is writable */
#define HRTIM_TIMDEADTIME_FALLINGLOCK_READONLY (HRTIM_DTR_DTFLK) /*!< Deadtime falling value and sign is read-only */
#define IS_HRTIM_TIMDEADTIME_FALLINGLOCK(FALLINGLOCK)\
(((FALLINGLOCK) == HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE) || \
((FALLINGLOCK) == HRTIM_TIMDEADTIME_FALLINGLOCK_READONLY))
/**
* @}
*/
/** @defgroup HRTIM_DeadtimeFallingSignLock
* @{
* @brief Constants defining whether or not the deadtime falling sign is write
* protected
*/
#define HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE ((uint32_t)0x00000000) /*!< Deadtime falling sign is writable */
#define HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_READONLY (HRTIM_DTR_DTFSLK) /*!< Deadtime falling sign is read-only */
#define IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(FALLINGSIGNLOCK)\
(((FALLINGSIGNLOCK) == HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE) || \
((FALLINGSIGNLOCK) == HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_READONLY))
/**
* @}
*/
/** @defgroup HRTIM_SynchronizationInputSource
* @{
* @brief Constants defining defining the synchronization input source
*/
#define HRTIM_SYNCINPUTSOURCE_NONE (uint32_t)0x00000000 /*!< disabled. HRTIM is not synchronized and runs in standalone mode */
#define HRTIM_SYNCINPUTSOURCE_INTERNALEVENT HRTIM_MCR_SYNC_IN_1 /*!< The HRTIM is synchronized with the on-chip timer */
#define HRTIM_SYNCINPUTSOURCE_EXTERNALEVENT (HRTIM_MCR_SYNC_IN_1 | HRTIM_MCR_SYNC_IN_0) /*!< A positive pulse on SYNCIN input triggers the HRTIM */
#define IS_HRTIM_SYNCINPUTSOURCE(SYNCINPUTSOURCE)\
(((SYNCINPUTSOURCE) == HRTIM_SYNCINPUTSOURCE_NONE) || \
((SYNCINPUTSOURCE) == HRTIM_SYNCINPUTSOURCE_INTERNALEVENT) || \
((SYNCINPUTSOURCE) == HRTIM_SYNCINPUTSOURCE_EXTERNALEVENT))
/**
* @}
*/
/** @defgroup HRTIM_SynchronizationOutputSource
* @{
* @brief Constants defining the source and event to be sent on the
* synchronization outputs
*/
#define HRTIM_SYNCOUTPUTSOURCE_MASTER_START (uint32_t)0x00000000 /*!< A pulse is sent on the SYNCOUT output (16x fHRTIM clock cycles) upon master timer start event */
#define HRTIM_SYNCOUTPUTSOURCE_MASTER_CMP1 (HRTIM_MCR_SYNC_SRC_0) /*!< A pulse is sent on the SYNCOUT output (16x fHRTIM clock cycles) upon master timer compare 1 event*/
#define HRTIM_SYNCOUTPUTSOURCE_TIMA_START (HRTIM_MCR_SYNC_SRC_1) /*!< A pulse is sent on the SYNCOUT output (16x fHRTIM clock cycles) upon timer A start or reset events */
#define HRTIM_SYNCOUTPUTSOURCE_TIMA_CMP1 (HRTIM_MCR_SYNC_SRC_1 | HRTIM_MCR_SYNC_SRC_0) /*!< A pulse is sent on the SYNCOUT output (16x fHRTIM clock cycles) upon timer A compare 1 event */
#define IS_HRTIM_SYNCOUTPUTSOURCE(SYNCOUTPUTSOURCE)\
(((SYNCOUTPUTSOURCE) == HRTIM_SYNCOUTPUTSOURCE_MASTER_START) || \
((SYNCOUTPUTSOURCE) == HRTIM_SYNCOUTPUTSOURCE_MASTER_CMP1) || \
((SYNCOUTPUTSOURCE) == HRTIM_SYNCOUTPUTSOURCE_TIMA_START) || \
((SYNCOUTPUTSOURCE) == HRTIM_SYNCOUTPUTSOURCE_TIMA_CMP1))
/**
* @}
*/
/** @defgroup HRTIM_SynchronizationOutputPolarity
* @{
* @brief Constants defining the routing and conditioning of the synchronization output event
*/
#define HRTIM_SYNCOUTPUTPOLARITY_NONE (uint32_t)0x00000000 /*!< Synchronization output event is disabled */
#define HRTIM_SYNCOUTPUTPOLARITY_POSITIVE (HRTIM_MCR_SYNC_OUT_0) /*!< Positive pulse on SCOUT output (16x fHRTIM clock cycles) */
#define HRTIM_SYNCOUTPUTPOLARITY_NEGATIVE (HRTIM_MCR_SYNC_OUT_1 | HRTIM_MCR_SYNC_OUT_0) /*!< Positive pulse on SCOUT output (16x fHRTIM clock cycles) */
#define IS_HRTIM_SYNCOUTPUTPOLARITY(SYNCOUTPUTPOLARITY)\
(((SYNCOUTPUTPOLARITY) == HRTIM_SYNCOUTPUTPOLARITY_NONE) || \
((SYNCOUTPUTPOLARITY) == HRTIM_SYNCOUTPUTPOLARITY_POSITIVE) || \
((SYNCOUTPUTPOLARITY) == HRTIM_SYNCOUTPUTPOLARITY_NEGATIVE))
/**
* @}
*/
/** @defgroup HRTIM_ExternalEventSources
* @{
* @brief Constants defining available sources associated to external events
*/
#define HRTIM_EVENTSRC_1 ((uint32_t)0x00000000) /*!< External event source 1 */
#define HRTIM_EVENTSRC_2 (HRTIM_EECR1_EE1SRC_0) /*!< External event source 2 */
#define HRTIM_EVENTSRC_3 (HRTIM_EECR1_EE1SRC_1) /*!< External event source 3 */
#define HRTIM_EVENTSRC_4 (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External event source 4 */
#define IS_HRTIM_EVENTSRC(EVENTSRC)\
(((EVENTSRC) == HRTIM_EVENTSRC_1) || \
((EVENTSRC) == HRTIM_EVENTSRC_2) || \
((EVENTSRC) == HRTIM_EVENTSRC_3) || \
((EVENTSRC) == HRTIM_EVENTSRC_4))
/**
* @}
*/
/** @defgroup HRTIM_ExternalEventPolarity
* @{
* @brief Constants defining the polarity of an external event
*/
#define HRTIM_EVENTPOLARITY_HIGH ((uint32_t)0x00000000) /*!< External event is active high */
#define HRTIM_EVENTPOLARITY_LOW (HRTIM_EECR1_EE1POL) /*!< External event is active low */
#define IS_HRTIM_EVENTPOLARITY(EVENTPOLARITY)\
(((EVENTPOLARITY) == HRTIM_EVENTPOLARITY_HIGH) || \
((EVENTPOLARITY) == HRTIM_EVENTPOLARITY_LOW))
/**
* @}
*/
/** @defgroup HRTIM_ExternalEventSensitivity
* @{
* @brief Constants defining the sensitivity (level-sensitive or edge-sensitive)
* of an external event
*/
#define HRTIM_EVENTSENSITIVITY_LEVEL ((uint32_t)0x00000000) /*!< External event is active on level */
#define HRTIM_EVENTSENSITIVITY_RISINGEDGE (HRTIM_EECR1_EE1SNS_0) /*!< External event is active on Rising edge */
#define HRTIM_EVENTSENSITIVITY_FALLINGEDGE (HRTIM_EECR1_EE1SNS_1) /*!< External event is active on Falling edge */
#define HRTIM_EVENTSENSITIVITY_BOTHEDGES (HRTIM_EECR1_EE1SNS_1 | HRTIM_EECR1_EE1SNS_0) /*!< External event is active on Rising and Falling edges */
#define IS_HRTIM_EVENTSENSITIVITY(EVENTSENSITIVITY)\
(((EVENTSENSITIVITY) == HRTIM_EVENTSENSITIVITY_LEVEL) || \
((EVENTSENSITIVITY) == HRTIM_EVENTSENSITIVITY_RISINGEDGE) || \
((EVENTSENSITIVITY) == HRTIM_EVENTSENSITIVITY_FALLINGEDGE) || \
((EVENTSENSITIVITY) == HRTIM_EVENTSENSITIVITY_BOTHEDGES))
/**
* @}
*/
/** @defgroup HRTIM_ExternalEventFastMode
* @{
* @brief Constants defining whether or not an external event is programmed in
fast mode
*/
#define HRTIM_EVENTFASTMODE_DISABLE ((uint32_t)0x00000000) /*!< External Event is acting asynchronously on outputs (low latency mode) */
#define HRTIM_EVENTFASTMODE_ENABLE (HRTIM_EECR1_EE1FAST) /*!< External Event is re-synchronized by the HRTIM logic before acting on outputs */
#define IS_HRTIM_EVENTFASTMODE(EVENTFASTMODE)\
(((EVENTFASTMODE) == HRTIM_EVENTFASTMODE_ENABLE) || \
((EVENTFASTMODE) == HRTIM_EVENTFASTMODE_DISABLE))
#define IS_HRTIM_FASTMODE_AVAILABLE(EVENT)\
(((EVENT) == HRTIM_EVENT_1) || \
((EVENT) == HRTIM_EVENT_2) || \
((EVENT) == HRTIM_EVENT_3) || \
((EVENT) == HRTIM_EVENT_4) || \
((EVENT) == HRTIM_EVENT_5))
/**
* @}
*/
/** @defgroup HRTIM_ExternalEventFilter
* @{
* @brief Constants defining the frequency used to sample an external event 6
* input and the length (N) of the digital filter applied
*/
#define HRTIM_EVENTFILTER_NONE ((uint32_t)0x00000000) /*!< Filter disabled */
#define HRTIM_EVENTFILTER_1 (HRTIM_EECR3_EE6F_0) /*!< fSAMPLING= fHRTIM, N=2 */
#define HRTIM_EVENTFILTER_2 (HRTIM_EECR3_EE6F_1) /*!< fSAMPLING= fHRTIM, N=4 */
#define HRTIM_EVENTFILTER_3 (HRTIM_EECR3_EE6F_1 | HRTIM_EECR3_EE6F_0) /*!< fSAMPLING= fHRTIM, N=8 */
#define HRTIM_EVENTFILTER_4 (HRTIM_EECR3_EE6F_2) /*!< fSAMPLING= fEEVS/2, N=6 */
#define HRTIM_EVENTFILTER_5 (HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_0) /*!< fSAMPLING= fEEVS/2, N=8 */
#define HRTIM_EVENTFILTER_6 (HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_1) /*!< fSAMPLING= fEEVS/4, N=6 */
#define HRTIM_EVENTFILTER_7 (HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_1 | HRTIM_EECR3_EE6F_0) /*!< fSAMPLING= fEEVS/4, N=8 */
#define HRTIM_EVENTFILTER_8 (HRTIM_EECR3_EE6F_3) /*!< fSAMPLING= fEEVS/8, N=6 */
#define HRTIM_EVENTFILTER_9 (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_0) /*!< fSAMPLING= fEEVS/8, N=8 */
#define HRTIM_EVENTFILTER_10 (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_1) /*!< fSAMPLING= fEEVS/16, N=5 */
#define HRTIM_EVENTFILTER_11 (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_1 | HRTIM_EECR3_EE6F_0) /*!< fSAMPLING= fEEVS/16, N=6 */
#define HRTIM_EVENTFILTER_12 (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2) /*!< fSAMPLING= fEEVS/16, N=8 */
#define HRTIM_EVENTFILTER_13 (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_0) /*!< fSAMPLING= fEEVS/32, N=5 */
#define HRTIM_EVENTFILTER_14 (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_1) /*!< fSAMPLING= fEEVS/32, N=6 */
#define HRTIM_EVENTFILTER_15 (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_1 | HRTIM_EECR3_EE6F_0) /*!< fSAMPLING= fEEVS/32, N=8 */
#define IS_HRTIM_EVENTFILTER(EVENTFILTER)\
(((EVENTFILTER) == HRTIM_EVENTFILTER_NONE) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_1) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_2) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_3) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_4) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_5) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_6) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_7) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_8) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_9) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_10) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_11) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_12) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_13) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_14) || \
((EVENTFILTER) == HRTIM_EVENTFILTER_15))
/**
* @}
*/
/** @defgroup HRTIM_ ExternalEventPrescaler
* @{
* @brief Constants defining division ratio between the timer clock frequency
* fHRTIM) and the external event signal sampling clock (fEEVS)
* used by the digital filters
*/
#define HRTIM_EVENTPRESCALER_DIV1 ((uint32_t)0x00000000) /*!< fEEVS=fHRTIM */
#define HRTIM_EVENTPRESCALER_DIV2 (HRTIM_EECR3_EEVSD_0) /*!< fEEVS=fHRTIM / 2 */
#define HRTIM_EVENTPRESCALER_DIV4 (HRTIM_EECR3_EEVSD_1) /*!< fEEVS=fHRTIM / 4 */
#define HRTIM_EVENTPRESCALER_DIV8 (HRTIM_EECR3_EEVSD_1 | HRTIM_EECR3_EEVSD_0) /*!< fEEVS=fHRTIM / 8 */
#define IS_HRTIM_EVENTPRESCALER(EVENTPRESCALER)\
(((EVENTPRESCALER) == HRTIM_EVENTPRESCALER_DIV1) || \
((EVENTPRESCALER) == HRTIM_EVENTPRESCALER_DIV2) || \
((EVENTPRESCALER) == HRTIM_EVENTPRESCALER_DIV4) || \
((EVENTPRESCALER) == HRTIM_EVENTPRESCALER_DIV8))
/**
* @}
*/
/** @defgroup HRTIM_FaultSources
* @{
* @brief Constants defining whether a faults is be triggered by any external
* or internal fault source
*/
#define HRTIM_FAULTSOURCE_DIGITALINPUT ((uint32_t)0x00000000) /*!< Fault input is FLT input pin */
#define HRTIM_FAULTSOURCE_INTERNAL (HRTIM_FLTINR1_FLT1SRC) /*!< Fault input is FLT_Int signal (e.g. internal comparator) */
#define IS_HRTIM_FAULTSOURCE(FAULTSOURCE)\
(((FAULTSOURCE) == HRTIM_FAULTSOURCE_DIGITALINPUT) || \
((FAULTSOURCE) == HRTIM_FAULTSOURCE_INTERNAL))
/**
* @}
*/
/** @defgroup HRTIM_FaultPolarity
* @{
* @brief Constants defining the polarity of a fault event
*/
#define HRTIM_FAULTPOLARITY_LOW ((uint32_t)0x00000000) /*!< Fault input is active low */
#define HRTIM_FAULTPOLARITY_HIGH (HRTIM_FLTINR1_FLT1P) /*!< Fault input is active high */
#define IS_HRTIM_FAULTPOLARITY(HRTIM_FAULTPOLARITY)\
(((HRTIM_FAULTPOLARITY) == HRTIM_FAULTPOLARITY_LOW) || \
((HRTIM_FAULTPOLARITY) == HRTIM_FAULTPOLARITY_HIGH))
/**
* @}
*/
/** @defgroup HRTIM_FaultFilter
* @{
* @ brief Constants defining the frequency used to sample the fault input and
* the length (N) of the digital filter applied
*/
#define HRTIM_FAULTFILTER_NONE ((uint32_t)0x00000000) /*!< Filter disabled */
#define HRTIM_FAULTFILTER_1 (HRTIM_FLTINR1_FLT1F_0) /*!< fSAMPLING= fHRTIM, N=2 */
#define HRTIM_FAULTFILTER_2 (HRTIM_FLTINR1_FLT1F_1) /*!< fSAMPLING= fHRTIM, N=4 */
#define HRTIM_FAULTFILTER_3 (HRTIM_FLTINR1_FLT1F_1 | HRTIM_FLTINR1_FLT1F_0) /*!< fSAMPLING= fHRTIM, N=8 */
#define HRTIM_FAULTFILTER_4 (HRTIM_FLTINR1_FLT1F_2) /*!< fSAMPLING= fFLTS/2, N=6 */
#define HRTIM_FAULTFILTER_5 (HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_0) /*!< fSAMPLING= fFLTS/2, N=8 */
#define HRTIM_FAULTFILTER_6 (HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_1) /*!< fSAMPLING= fFLTS/4, N=6 */
#define HRTIM_FAULTFILTER_7 (HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_1 | HRTIM_FLTINR1_FLT1F_0) /*!< fSAMPLING= fFLTS/4, N=8 */
#define HRTIM_FAULTFILTER_8 (HRTIM_FLTINR1_FLT1F_3) /*!< fSAMPLING= fFLTS/8, N=6 */
#define HRTIM_FAULTFILTER_9 (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_0) /*!< fSAMPLING= fFLTS/8, N=8 */
#define HRTIM_FAULTFILTER_10 (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_1) /*!< fSAMPLING= fFLTS/16, N=5 */
#define HRTIM_FAULTFILTER_11 (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_1 | HRTIM_FLTINR1_FLT1F_0) /*!< fSAMPLING= fFLTS/16, N=6 */
#define HRTIM_FAULTFILTER_12 (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2) /*!< fSAMPLING= fFLTS/16, N=8 */
#define HRTIM_FAULTFILTER_13 (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_0) /*!< fSAMPLING= fFLTS/32, N=5 */
#define HRTIM_FAULTFILTER_14 (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_1) /*!< fSAMPLING= fFLTS/32, N=6 */
#define HRTIM_FAULTFILTER_15 (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_1 | HRTIM_FLTINR1_FLT1F_0) /*!< fSAMPLING= fFLTS/32, N=8 */
#define IS_HRTIM_FAULTFILTER(FAULTFILTER)\
(((FAULTFILTER) == HRTIM_FAULTFILTER_NONE) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_1) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_2) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_3) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_4) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_5) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_6) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_7) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_8) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_9) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_10) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_11) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_12) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_13) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_14) || \
((FAULTFILTER) == HRTIM_FAULTFILTER_15))
/**
* @}
*/
/** @defgroup HRTIM_FaultLock
* @{
* @brief Constants defining whether or not the fault programming bits are
write protected
*/
#define HRTIM_FAULTLOCK_READWRITE ((uint32_t)0x00000000) /*!< Fault settings bits are read/write */
#define HRTIM_FAULTLOCK_READONLY (HRTIM_FLTINR1_FLT1LCK) /*!< Fault settings bits are read only */
#define IS_HRTIM_FAULTLOCK(FAULTLOCK)\
(((FAULTLOCK) == HRTIM_FAULTLOCK_READWRITE) || \
((FAULTLOCK) == HRTIM_FAULTLOCK_READONLY))
/**
* @}
*/
/** @defgroup HRTIM_ExternalFaultPrescaler
* @{
* @brief Constants defining the division ratio between the timer clock
* frequency (fHRTIM) and the fault signal sampling clock (fFLTS) used
* by the digital filters.
*/
#define HRTIM_FAULTPRESCALER_DIV1 ((uint32_t)0x00000000) /*!< fFLTS=fHRTIM */
#define HRTIM_FAULTPRESCALER_DIV2 (HRTIM_FLTINR2_FLTSD_0) /*!< fFLTS=fHRTIM / 2 */
#define HRTIM_FAULTPRESCALER_DIV4 (HRTIM_FLTINR2_FLTSD_1) /*!< fFLTS=fHRTIM / 4 */
#define HRTIM_FAULTPRESCALER_DIV8 (HRTIM_FLTINR2_FLTSD_1 | HRTIM_FLTINR2_FLTSD_0) /*!< fFLTS=fHRTIM / 8 */
#define IS_HRTIM_FAULTPRESCALER(FAULTPRESCALER)\
(((FAULTPRESCALER) == HRTIM_FAULTPRESCALER_DIV1) || \
((FAULTPRESCALER) == HRTIM_FAULTPRESCALER_DIV2) || \
((FAULTPRESCALER) == HRTIM_FAULTPRESCALER_DIV4) || \
((FAULTPRESCALER) == HRTIM_FAULTPRESCALER_DIV8))
/**
* @}
*/
/** @defgroup HRTIM_BurstModeOperatingmode
* @{
* @brief Constants defining if the burst mode is entered once or if it is
* continuously operating
*/
#define HRTIM_BURSTMODE_SINGLESHOT ((uint32_t)0x00000000) /*!< Burst mode operates in single shot mode */
#define HRTIM_BURSTMODE_CONTINOUS (HRTIM_BMCR_BMOM) /*!< Burst mode operates in continuous mode */
#define IS_HRTIM_BURSTMODE(BURSTMODE)\
(((BURSTMODE) == HRTIM_BURSTMODE_SINGLESHOT) || \
((BURSTMODE) == HRTIM_BURSTMODE_CONTINOUS))
/**
* @}
*/
/** @defgroup HRTIM_BurstModeClockSource
* @{
* @brief Constants defining the clock source for the burst mode counter
*/
#define HRTIM_BURSTMODECLOCKSOURCE_MASTER ((uint32_t)0x00000000) /*!< Master timer counter reset/roll-over is used as clock source for the burst mode counter */
#define HRTIM_BURSTMODECLOCKSOURCE_TIMER_A (HRTIM_BMCR_BMCLK_0) /*!< Timer A counter reset/roll-over is used as clock source for the burst mode counter */
#define HRTIM_BURSTMODECLOCKSOURCE_TIMER_B (HRTIM_BMCR_BMCLK_1) /*!< Timer B counter reset/roll-over is used as clock source for the burst mode counter */
#define HRTIM_BURSTMODECLOCKSOURCE_TIMER_C (HRTIM_BMCR_BMCLK_1 | HRTIM_BMCR_BMCLK_0) /*!< Timer C counter reset/roll-over is used as clock source for the burst mode counter */
#define HRTIM_BURSTMODECLOCKSOURCE_TIMER_D (HRTIM_BMCR_BMCLK_2) /*!< Timer D counter reset/roll-over is used as clock source for the burst mode counter */
#define HRTIM_BURSTMODECLOCKSOURCE_TIMER_E (HRTIM_BMCR_BMCLK_2 | HRTIM_BMCR_BMCLK_0) /*!< Timer E counter reset/roll-over is used as clock source for the burst mode counter */
#define HRTIM_BURSTMODECLOCKSOURCE_ONCHIPEV_1 (HRTIM_BMCR_BMCLK_2 | HRTIM_BMCR_BMCLK_1) /*!< On-chip Event 1 (BMClk[1]), acting as a burst mode counter clock */
#define HRTIM_BURSTMODECLOCKSOURCE_ONCHIPEV_2 (HRTIM_BMCR_BMCLK_2 | HRTIM_BMCR_BMCLK_1 | HRTIM_BMCR_BMCLK_0) /*!< On-chip Event 2 (BMClk[2]), acting as a burst mode counter clock */
#define HRTIM_BURSTMODECLOCKSOURCE_ONCHIPEV_3 (HRTIM_BMCR_BMCLK_3) /*!< On-chip Event 3 (BMClk[3]), acting as a burst mode counter clock */
#define HRTIM_BURSTMODECLOCKSOURCE_ONCHIPEV_4 (HRTIM_BMCR_BMCLK_3 | HRTIM_BMCR_BMCLK_0) /*!< On-chip Event 4 (BMClk[4]), acting as a burst mode counter clock */
#define HRTIM_BURSTMODECLOCKSOURCE_FHRTIM (HRTIM_BMCR_BMCLK_3 | HRTIM_BMCR_BMCLK_1) /*!< Prescaled fHRTIM clock is used as clock source for the burst mode counter */
#define IS_HRTIM_BURSTMODECLOCKSOURCE(BURSTMODECLOCKSOURCE)\
(((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_MASTER) || \
((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_TIMER_A) || \
((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_TIMER_B) || \
((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_TIMER_C) || \
((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_TIMER_D) || \
((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_TIMER_E) || \
((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_ONCHIPEV_1) || \
((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_ONCHIPEV_2) || \
((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_ONCHIPEV_3) || \
((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_ONCHIPEV_4) || \
((BURSTMODECLOCKSOURCE) == HRTIM_BURSTMODECLOCKSOURCE_FHRTIM))
/**
* @}
*/
/** @defgroup HRTIM_BurstModePrescaler
* @{
* @brief Constants defining the prescaling ratio of the fHRTIM clock
* for the burst mode controller
*/
#define HRTIM_BURSTMODEPRESCALER_DIV1 ((uint32_t)0x00000000) /*!< fBRST = fHRTIM */
#define HRTIM_BURSTMODEPRESCALER_DIV2 (HRTIM_BMCR_BMPSC_0) /*!< fBRST = fHRTIM/2 */
#define HRTIM_BURSTMODEPRESCALER_DIV4 (HRTIM_BMCR_BMPSC_1) /*!< fBRST = fHRTIM/4 */
#define HRTIM_BURSTMODEPRESCALER_DIV8 (HRTIM_BMCR_BMPSC_1 | HRTIM_BMCR_BMPSC_0) /*!< fBRST = fHRTIM/8 */
#define HRTIM_BURSTMODEPRESCALER_DIV16 (HRTIM_BMCR_BMPSC_2) /*!< fBRST = fHRTIM/16 */
#define HRTIM_BURSTMODEPRESCALER_DIV32 (HRTIM_BMCR_BMPSC_2 | HRTIM_BMCR_BMPSC_0) /*!< fBRST = fHRTIM/32 */
#define HRTIM_BURSTMODEPRESCALER_DIV64 (HRTIM_BMCR_BMPSC_2 | HRTIM_BMCR_BMPSC_1) /*!< fBRST = fHRTIM/64 */
#define HRTIM_BURSTMODEPRESCALER_DIV128 (HRTIM_BMCR_BMPSC_2 | HRTIM_BMCR_BMPSC_1 | HRTIM_BMCR_BMPSC_0) /*!< fBRST = fHRTIM/128 */
#define HRTIM_BURSTMODEPRESCALER_DIV256 (HRTIM_BMCR_BMPSC_3) /*!< fBRST = fHRTIM/256 */
#define HRTIM_BURSTMODEPRESCALER_DIV512 (HRTIM_BMCR_BMPSC_3 | HRTIM_BMCR_BMPSC_0) /*!< fBRST = fHRTIM/512 */
#define HRTIM_BURSTMODEPRESCALER_DIV1024 (HRTIM_BMCR_BMPSC_3 | HRTIM_BMCR_BMPSC_1) /*!< fBRST = fHRTIM/1024 */
#define HRTIM_BURSTMODEPRESCALER_DIV2048 (HRTIM_BMCR_BMPSC_3 | HRTIM_BMCR_BMPSC_1 | HRTIM_BMCR_BMPSC_0) /*!< fBRST = fHRTIM/2048*/
#define HRTIM_BURSTMODEPRESCALER_DIV4096 (HRTIM_BMCR_BMPSC_3 | HRTIM_BMCR_BMPSC_2) /*!< fBRST = fHRTIM/4096 */
#define HRTIM_BURSTMODEPRESCALER_DIV8192 (HRTIM_BMCR_BMPSC_3 | HRTIM_BMCR_BMPSC_2 | HRTIM_BMCR_BMPSC_0) /*!< fBRST = fHRTIM/8192 */
#define HRTIM_BURSTMODEPRESCALER_DIV16384 (HRTIM_BMCR_BMPSC_3 | HRTIM_BMCR_BMPSC_2 | HRTIM_BMCR_BMPSC_1) /*!< fBRST = fHRTIM/16384 */
#define HRTIM_BURSTMODEPRESCALER_DIV32768 (HRTIM_BMCR_BMPSC_3 | HRTIM_BMCR_BMPSC_2 | HRTIM_BMCR_BMPSC_1 | HRTIM_BMCR_BMPSC_0) /*!< fBRST = fHRTIM/32768 */
#define IS_HRTIM_HRTIM_BURSTMODEPRESCALER(BURSTMODEPRESCALER)\
(((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV1) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV2) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV4) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV8) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV16) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV32) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV64) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV128) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV256) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV512) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV1024) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV2048) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV4096) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV8192) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV16384) || \
((BURSTMODEPRESCALER) == HRTIM_BURSTMODEPRESCALER_DIV32768))
/**
* @}
*/
/** @defgroup HRTIM_BurstModeRegisterPreloadEnable
* @{
* @brief Constants defining whether or not burst mode registers preload
mechanism is enabled, i.e. a write access into a preloadable register
(HRTIM_BMCMPR, HRTIM_BMPER) is done into the active or the preload register
*/
#define HRIM_BURSTMODEPRELOAD_DISABLED ((uint32_t)0x00000000) /*!< Preload disabled: the write access is directly done into active registers */
#define HRIM_BURSTMODEPRELOAD_ENABLED (HRTIM_BMCR_BMPREN) /*!< Preload enabled: the write access is done into preload registers */
#define IS_HRTIM_BURSTMODEPRELOAD(BURSTMODEPRELOAD)\
(((BURSTMODEPRELOAD) == HRIM_BURSTMODEPRELOAD_DISABLED) || \
((BURSTMODEPRELOAD) == HRIM_BURSTMODEPRELOAD_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_BurstModeTrigger
* @{
* @brief Constants defining the events that can be used tor trig the burst
* mode operation
*/
#define HRTIM_BURSTMODETRIGGER_SOFTWARE (uint32_t)0x00000000 /*!< Software trigger */
#define HRTIM_BURSTMODETRIGGER_MASTER_RESET (HRTIM_BMTRGR_MSTRST) /*!< Master reset */
#define HRTIM_BURSTMODETRIGGER_MASTER_REPETITION (HRTIM_BMTRGR_MSTREP) /*!< Master repetition */
#define HRTIM_BURSTMODETRIGGER_MASTER_CMP1 (HRTIM_BMTRGR_MSTCMP1) /*!< Master compare 1 */
#define HRTIM_BURSTMODETRIGGER_MASTER_CMP2 (HRTIM_BMTRGR_MSTCMP2) /*!< Master compare 2 */
#define HRTIM_BURSTMODETRIGGER_MASTER_CMP3 (HRTIM_BMTRGR_MSTCMP3) /*!< Master compare 3 */
#define HRTIM_BURSTMODETRIGGER_MASTER_CMP4 (HRTIM_BMTRGR_MSTCMP4) /*!< Master compare 4 */
#define HRTIM_BURSTMODETRIGGER_TIMERA_RESET (HRTIM_BMTRGR_TARST) /*!< Timer A reset */
#define HRTIM_BURSTMODETRIGGER_TIMERA_REPETITION (HRTIM_BMTRGR_TAREP) /*!< Timer A repetition */
#define HRTIM_BURSTMODETRIGGER_TIMERA_CMP1 (HRTIM_BMTRGR_TACMP1) /*!< Timer A compare 1 */
#define HRTIM_BURSTMODETRIGGER_TIMERA_CMP2 (HRTIM_BMTRGR_TACMP2) /*!< Timer A compare 2 */
#define HRTIM_BURSTMODETRIGGER_TIMERB_RESET (HRTIM_BMTRGR_TBRST) /*!< Timer B reset */
#define HRTIM_BURSTMODETRIGGER_TIMERB_REPETITION (HRTIM_BMTRGR_TBREP) /*!< Timer B repetition */
#define HRTIM_BURSTMODETRIGGER_TIMERB_CMP1 (HRTIM_BMTRGR_TBCMP1) /*!< Timer B compare 1 */
#define HRTIM_BURSTMODETRIGGER_TIMERB_CMP2 (HRTIM_BMTRGR_TBCMP2) /*!< Timer B compare 2 */
#define HRTIM_BURSTMODETRIGGER_TIMERC_RESET (HRTIM_BMTRGR_TCRST) /*!< Timer C reset */
#define HRTIM_BURSTMODETRIGGER_TIMERC_REPETITION (HRTIM_BMTRGR_TCREP) /*!< Timer C repetition */
#define HRTIM_BURSTMODETRIGGER_TIMERC_CMP1 (HRTIM_BMTRGR_TCCMP1) /*!< Timer C compare 1 */
#define HRTIM_BURSTMODETRIGGER_TIMERC_CMP2 (HRTIM_BMTRGR_TCCMP2) /*!< Timer C compare 2 */
#define HRTIM_BURSTMODETRIGGER_TIMERD_RESET (HRTIM_BMTRGR_TDRST) /*!< Timer D reset */
#define HRTIM_BURSTMODETRIGGER_TIMERD_REPETITION (HRTIM_BMTRGR_TDREP) /*!< Timer D repetition */
#define HRTIM_BURSTMODETRIGGER_TIMERD_CMP1 (HRTIM_BMTRGR_TDCMP1) /*!< Timer D compare 1 */
#define HRTIM_BURSTMODETRIGGER_TIMERD_CMP2 (HRTIM_BMTRGR_TDCMP2) /*!< Timer D compare 2 */
#define HRTIM_BURSTMODETRIGGER_TIMERE_RESET (HRTIM_BMTRGR_TERST) /*!< Timer E reset */
#define HRTIM_BURSTMODETRIGGER_TIMERE_REPETITION (HRTIM_BMTRGR_TEREP) /*!< Timer E repetition */
#define HRTIM_BURSTMODETRIGGER_TIMERE_CMP1 (HRTIM_BMTRGR_TECMP1) /*!< Timer E compare 1 */
#define HRTIM_BURSTMODETRIGGER_TIMERE_CMP2 (HRTIM_BMTRGR_TECMP2) /*!< Timer E compare 2 */
#define HRTIM_BURSTMODETRIGGER_TIMERA_EVENT7 (HRTIM_BMTRGR_TAEEV7) /*!< Timer A period following External Event 7 */
#define HRTIM_BURSTMODETRIGGER_TIMERD_EVENT8 (HRTIM_BMTRGR_TDEEV8) /*!< Timer D period following External Event 8 */
#define HRTIM_BURSTMODETRIGGER_EVENT_7 (HRTIM_BMTRGR_EEV7) /*!< External Event 7 */
#define HRTIM_BURSTMODETRIGGER_EVENT_8 (HRTIM_BMTRGR_EEV8) /*!< External Event 8 */
#define HRTIM_BURSTMODETRIGGER_EVENT_ONCHIP (HRTIM_BMTRGR_OCHPEV) /*!< On-chip Event */
#define IS_HRTIM_BURSTMODETRIGGER(BURSTMODETRIGGER)\
(((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_NONE) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_MASTER_RESET) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_MASTER_REPETITION) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_MASTER_CMP1) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_MASTER_CMP2) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_MASTER_CMP3) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_MASTER_CMP4) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERA_RESET) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERA_REPETITION) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERA_CMP1) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERA_CMP2) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERB_RESET) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERB_REPETITION) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERB_CMP1) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERB_CMP2) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERC_RESET) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERC_REPETITION) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERC_CMP1) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERC_CMP2) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERD_RESET) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERD_REPETITION) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERD_CMP1) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERD_CMP2) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERE_RESET) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERE_REPETITION) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERE_CMP1) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERE_CMP2) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERA_EVENT7) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_TIMERD_EVENT8) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_EVENT_7) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_EVENT_8) || \
((BURSTMODETRIGGER) == HRTIM_BURSTMODETRIGGER_EVENT_ONCHIP))
/**
* @}
*/
/** @defgroup HRTIM_ADCTriggerUpdateSource
* @{
* @brief constants defining the source triggering the update of the
HRTIM_ADCxR register (transfer from preload to active register).
*/
#define HRTIM_ADCTRIGGERUPDATE_MASTER (uint32_t)0x00000000 /*!< Master timer */
#define HRTIM_ADCTRIGGERUPDATE_TIMER_A (HRTIM_CR1_ADC1USRC_0) /*!< Timer A */
#define HRTIM_ADCTRIGGERUPDATE_TIMER_B (HRTIM_CR1_ADC1USRC_1) /*!< Timer B */
#define HRTIM_ADCTRIGGERUPDATE_TIMER_C (HRTIM_CR1_ADC1USRC_1 | HRTIM_CR1_ADC1USRC_0) /*!< Timer C */
#define HRTIM_ADCTRIGGERUPDATE_TIMER_D (HRTIM_CR1_ADC1USRC_2) /*!< Timer D */
#define HRTIM_ADCTRIGGERUPDATE_TIMER_E (HRTIM_CR1_ADC1USRC_2 | HRTIM_CR1_ADC1USRC_0) /*!< Timer E */
#define IS_HRTIM_ADCTRIGGERUPDATE(ADCTRIGGERUPDATE)\
(((ADCTRIGGERUPDATE) == HRTIM_ADCTRIGGERUPDATE_MASTER) || \
((ADCTRIGGERUPDATE) == HRTIM_ADCTRIGGERUPDATE_TIMER_A) || \
((ADCTRIGGERUPDATE) == HRTIM_ADCTRIGGERUPDATE_TIMER_B) || \
((ADCTRIGGERUPDATE) == HRTIM_ADCTRIGGERUPDATE_TIMER_C) || \
((ADCTRIGGERUPDATE) == HRTIM_ADCTRIGGERUPDATE_TIMER_D) || \
((ADCTRIGGERUPDATE) == HRTIM_ADCTRIGGERUPDATE_TIMER_E))
/**
* @}
*/
/** @defgroup HRTIM_ADCTriggerEvent
* @{
* @brief constants defining the events triggering ADC conversion.
* HRTIM_ADCTRIGGEREVENT13_*: ADC Triggers 1 and 3
* HRTIM_ADCTRIGGEREVENT24_*: ADC Triggers 2 and 4
*/
#define HRTIM_ADCTRIGGEREVENT13_NONE (uint32_t)0x00000000 /*!< No ADC trigger event */
#define HRTIM_ADCTRIGGEREVENT13_MASTER_CMP1 (HRTIM_ADC1R_AD1MC1) /*!< ADC Trigger on master compare 1 */
#define HRTIM_ADCTRIGGEREVENT13_MASTER_CMP2 (HRTIM_ADC1R_AD1MC2) /*!< ADC Trigger on master compare 2 */
#define HRTIM_ADCTRIGGEREVENT13_MASTER_CMP3 (HRTIM_ADC1R_AD1MC3) /*!< ADC Trigger on master compare 3 */
#define HRTIM_ADCTRIGGEREVENT13_MASTER_CMP4 (HRTIM_ADC1R_AD1MC4) /*!< ADC Trigger on master compare 4 */
#define HRTIM_ADCTRIGGEREVENT13_MASTER_PERIOD (HRTIM_ADC1R_AD1MPER) /*!< ADC Trigger on master period */
#define HRTIM_ADCTRIGGEREVENT13_EVENT_1 (HRTIM_ADC1R_AD1EEV1) /*!< ADC Trigger on external event 1 */
#define HRTIM_ADCTRIGGEREVENT13_EVENT_2 (HRTIM_ADC1R_AD1EEV2) /*!< ADC Trigger on external event 2 */
#define HRTIM_ADCTRIGGEREVENT13_EVENT_3 (HRTIM_ADC1R_AD1EEV3) /*!< ADC Trigger on external event 3 */
#define HRTIM_ADCTRIGGEREVENT13_EVENT_4 (HRTIM_ADC1R_AD1EEV4) /*!< ADC Trigger on external event 4 */
#define HRTIM_ADCTRIGGEREVENT13_EVENT_5 (HRTIM_ADC1R_AD1EEV5) /*!< ADC Trigger on external event 5 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERA_CMP2 (HRTIM_ADC1R_AD1TAC2) /*!< ADC Trigger on Timer A compare 2 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERA_CMP3 (HRTIM_ADC1R_AD1TAC3) /*!< ADC Trigger on Timer A compare 3 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERA_CMP4 (HRTIM_ADC1R_AD1TAC4) /*!< ADC Trigger on Timer A compare 4 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERA_PERIOD (HRTIM_ADC1R_AD1TAPER) /*!< ADC Trigger on Timer A period */
#define HRTIM_ADCTRIGGEREVENT13_TIMERA_RESET (HRTIM_ADC1R_AD1TARST) /*!< ADC Trigger on Timer A reset */
#define HRTIM_ADCTRIGGEREVENT13_TIMERB_CMP2 (HRTIM_ADC1R_AD1TBC2) /*!< ADC Trigger on Timer B compare 2 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERB_CMP3 (HRTIM_ADC1R_AD1TBC3) /*!< ADC Trigger on Timer B compare 3 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERB_CMP4 (HRTIM_ADC1R_AD1TBC4) /*!< ADC Trigger on Timer B compare 4 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERB_PERIOD (HRTIM_ADC1R_AD1TBPER) /*!< ADC Trigger on Timer B period */
#define HRTIM_ADCTRIGGEREVENT13_TIMERB_RESET (HRTIM_ADC1R_AD1TBRST) /*!< ADC Trigger on Timer B reset */
#define HRTIM_ADCTRIGGEREVENT13_TIMERC_CMP2 (HRTIM_ADC1R_AD1TCC2) /*!< ADC Trigger on Timer C compare 2 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERC_CMP3 (HRTIM_ADC1R_AD1TCC3) /*!< ADC Trigger on Timer C compare 3 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERC_CMP4 (HRTIM_ADC1R_AD1TCC4) /*!< ADC Trigger on Timer C compare 4 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERC_PERIOD (HRTIM_ADC1R_AD1TCPER) /*!< ADC Trigger on Timer C period */
#define HRTIM_ADCTRIGGEREVENT13_TIMERD_CMP2 (HRTIM_ADC1R_AD1TDC2) /*!< ADC Trigger on Timer D compare 2 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERD_CMP3 (HRTIM_ADC1R_AD1TDC3) /*!< ADC Trigger on Timer D compare 3 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERD_CMP4 (HRTIM_ADC1R_AD1TDC4) /*!< ADC Trigger on Timer D compare 4 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERD_PERIOD (HRTIM_ADC1R_AD1TDPER) /*!< ADC Trigger on Timer D period */
#define HRTIM_ADCTRIGGEREVENT13_TIMERE_CMP2 (HRTIM_ADC1R_AD1TEC2) /*!< ADC Trigger on Timer E compare 2 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERE_CMP3 (HRTIM_ADC1R_AD1TEC3) /*!< ADC Trigger on Timer E compare 3 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERE_CMP4 (HRTIM_ADC1R_AD1TEC4) /*!< ADC Trigger on Timer E compare 4 */
#define HRTIM_ADCTRIGGEREVENT13_TIMERE_PERIOD (HRTIM_ADC1R_AD1TEPER) /*!< ADC Trigger on Timer E period */
#define HRTIM_ADCTRIGGEREVENT24_NONE (uint32_t)0x00000000 /*!< No ADC trigger event */
#define HRTIM_ADCTRIGGEREVENT24_MASTER_CMP1 (HRTIM_ADC2R_AD2MC1) /*!< ADC Trigger on master compare 1 */
#define HRTIM_ADCTRIGGEREVENT24_MASTER_CMP2 (HRTIM_ADC2R_AD2MC2) /*!< ADC Trigger on master compare 2 */
#define HRTIM_ADCTRIGGEREVENT24_MASTER_CMP3 (HRTIM_ADC2R_AD2MC3) /*!< ADC Trigger on master compare 3 */
#define HRTIM_ADCTRIGGEREVENT24_MASTER_CMP4 (HRTIM_ADC2R_AD2MC4) /*!< ADC Trigger on master compare 4 */
#define HRTIM_ADCTRIGGEREVENT24_MASTER_PERIOD (HRTIM_ADC2R_AD2MPER) /*!< ADC Trigger on master period */
#define HRTIM_ADCTRIGGEREVENT24_EVENT_6 (HRTIM_ADC2R_AD2EEV6) /*!< ADC Trigger on external event 6 */
#define HRTIM_ADCTRIGGEREVENT24_EVENT_7 (HRTIM_ADC2R_AD2EEV7) /*!< ADC Trigger on external event 7 */
#define HRTIM_ADCTRIGGEREVENT24_EVENT_8 (HRTIM_ADC2R_AD2EEV8) /*!< ADC Trigger on external event 8 */
#define HRTIM_ADCTRIGGEREVENT24_EVENT_9 (HRTIM_ADC2R_AD2EEV9) /*!< ADC Trigger on external event 9 */
#define HRTIM_ADCTRIGGEREVENT24_EVENT_10 (HRTIM_ADC2R_AD2EEV10) /*!< ADC Trigger on external event 10 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERA_CMP2 (HRTIM_ADC2R_AD2TAC2) /*!< ADC Trigger on Timer A compare 2 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERA_CMP3 (HRTIM_ADC2R_AD2TAC3) /*!< ADC Trigger on Timer A compare 3 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERA_CMP4 (HRTIM_ADC2R_AD2TAC4) /*!< ADC Trigger on Timer A compare 4 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERA_PERIOD (HRTIM_ADC2R_AD2TAPER) /*!< ADC Trigger on Timer A period */
#define HRTIM_ADCTRIGGEREVENT24_TIMERB_CMP2 (HRTIM_ADC2R_AD2TBC2) /*!< ADC Trigger on Timer B compare 2 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERB_CMP3 (HRTIM_ADC2R_AD2TBC3) /*!< ADC Trigger on Timer B compare 3 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERB_CMP4 (HRTIM_ADC2R_AD2TBC4) /*!< ADC Trigger on Timer B compare 4 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERB_PERIOD (HRTIM_ADC2R_AD2TBPER) /*!< ADC Trigger on Timer B period */
#define HRTIM_ADCTRIGGEREVENT24_TIMERC_CMP2 (HRTIM_ADC2R_AD2TCC2) /*!< ADC Trigger on Timer C compare 2 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERC_CMP3 (HRTIM_ADC2R_AD2TCC3) /*!< ADC Trigger on Timer C compare 3 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERC_CMP4 (HRTIM_ADC2R_AD2TCC4) /*!< ADC Trigger on Timer C compare 4 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERC_PERIOD (HRTIM_ADC2R_AD2TCPER) /*!< ADC Trigger on Timer C period */
#define HRTIM_ADCTRIGGEREVENT24_TIMERC_RESET (HRTIM_ADC2R_AD2TCRST) /*!< ADC Trigger on Timer C reset */
#define HRTIM_ADCTRIGGEREVENT24_TIMERD_CMP2 (HRTIM_ADC2R_AD2TDC2) /*!< ADC Trigger on Timer D compare 2 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERD_CMP3 (HRTIM_ADC2R_AD2TDC3) /*!< ADC Trigger on Timer D compare 3 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERD_CMP4 (HRTIM_ADC2R_AD2TDC4) /*!< ADC Trigger on Timer D compare 4 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERD_PERIOD (HRTIM_ADC2R_AD2TDPER) /*!< ADC Trigger on Timer D period */
#define HRTIM_ADCTRIGGEREVENT24_TIMERD_RESET (HRTIM_ADC2R_AD2TDRST) /*!< ADC Trigger on Timer D reset */
#define HRTIM_ADCTRIGGEREVENT24_TIMERE_CMP2 (HRTIM_ADC2R_AD2TEC2) /*!< ADC Trigger on Timer E compare 2 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERE_CMP3 (HRTIM_ADC2R_AD2TEC3) /*!< ADC Trigger on Timer E compare 3 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERE_CMP4 (HRTIM_ADC2R_AD2TEC4) /*!< ADC Trigger on Timer E compare 4 */
#define HRTIM_ADCTRIGGEREVENT24_TIMERE_RESET (HRTIM_ADC2R_AD2TERST) /*!< ADC Trigger on Timer E reset */
/**
* @}
*/
/** @defgroup HRTIM_DLLCalibrationRate
* @{
* @brief Constants defining the DLL calibration periods (in micro seconds)
*/
#define HRTIM_CALIBRATIONRATE_7300 (uint32_t)0x00000000 /*!< 1048576 * tHRTIM (7.3 ms) */
#define HRTIM_CALIBRATIONRATE_910 (HRTIM_DLLCR_CALRTE_0) /*!< 131072 * tHRTIM (910 µs) */
#define HRTIM_CALIBRATIONRATE_114 (HRTIM_DLLCR_CALRTE_1) /*!< 131072 * tHRTIM (910 µs) */
#define HRTIM_CALIBRATIONRATE_14 (HRTIM_DLLCR_CALRTE_1 | HRTIM_DLLCR_CALRTE_0) /*!< 131072 * tHRTIM (910 µs) */
#define IS_HRTIM_CALIBRATIONRATE(CALIBRATIONRATE)\
(((CALIBRATIONRATE) == HRTIM_CALIBRATIONRATE_7300) || \
((CALIBRATIONRATE) == HRTIM_CALIBRATIONRATE_910) || \
((CALIBRATIONRATE) == HRTIM_CALIBRATIONRATE_114) || \
((CALIBRATIONRATE) == HRTIM_CALIBRATIONRATE_14))
/**
* @}
*/
/** @defgroup HRTIM_BurstDMARegistersUpdate
* @{
* @brief Constants defining the registers that can be written during a burst
* DMA operation
*/
#define HRTIM_BURSTDMA_NONE (uint32_t)0x00000000 /*!< No register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_CR (HRTIM_BDTUPR_TIMCR) /*!< MCR or TIMxCR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_ICR (HRTIM_BDTUPR_TIMICR) /*!< MICR or TIMxICR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_DIER (HRTIM_BDTUPR_TIMDIER) /*!< MDIER or TIMxDIER register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_CNT (HRTIM_BDTUPR_TIMCNT) /*!< MCNTR or CNTxCR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_PER (HRTIM_BDTUPR_TIMPER) /*!< MPER or PERxR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_REP (HRTIM_BDTUPR_TIMREP) /*!< MREPR or REPxR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_CMP1 (HRTIM_BDTUPR_TIMCMP1) /*!< MCMP1R or CMP1xR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_CMP2 (HRTIM_BDTUPR_TIMCMP2) /*!< MCMP2R or CMP2xR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_CMP3 (HRTIM_BDTUPR_TIMCMP3) /*!< MCMP3R or CMP3xR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_CMP4 (HRTIM_BDTUPR_TIMCMP4) /*!< MCMP4R or CMP4xR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_DTR (HRTIM_BDTUPR_TIMDTR) /*!< TDxR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_SET1R (HRTIM_BDTUPR_TIMSET1R) /*!< SET1R register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_RST1R (HRTIM_BDTUPR_TIMRST1R) /*!< RST1R register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_SET2R (HRTIM_BDTUPR_TIMSET2R) /*!< SET2R register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_RST2R (HRTIM_BDTUPR_TIMRST2R) /*!< RST1R register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_EEFR1 (HRTIM_BDTUPR_TIMEEFR1) /*!< EEFxR1 register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_EEFR2 (HRTIM_BDTUPR_TIMEEFR2) /*!< EEFxR2 register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_RSTR (HRTIM_BDTUPR_TIMRSTR) /*!< RSTxR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_CHPR (HRTIM_BDTUPR_TIMCHPR) /*!< CHPxR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_OUTR (HRTIM_BDTUPR_TIMOUTR) /*!< OUTxR register is updated by Burst DMA accesses */
#define HRTIM_BURSTDMA_FLTR (HRTIM_BDTUPR_TIMFLTR) /*!< FLTxR register is updated by Burst DMA accesses */
#define IS_HRTIM_TIMER_BURSTDMA(TIMER, BURSTDMA) \
((((TIMER) == HRTIM_TIMERINDEX_MASTER) && (((BURSTDMA) & 0xFFFFFC000) == 0x00000000)) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_A) && (((BURSTDMA) & 0xFFE00000) == 0x00000000)) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_B) && (((BURSTDMA) & 0xFFE00000) == 0x00000000)) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_C) && (((BURSTDMA) & 0xFFE00000) == 0x00000000)) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_D) && (((BURSTDMA) & 0xFFE00000) == 0x00000000)) \
|| \
(((TIMER) == HRTIM_TIMERINDEX_TIMER_E) && (((BURSTDMA) & 0xFFE00000) == 0x00000000)))
/**
* @}
*/
/** @defgroup HRTIM_BursttModeControl
* @{
* @brief Constants used to enable or disable the burst mode controller
*/
#define HRTIM_BURSTMODECTL_DISABLED (uint32_t)0x00000000 /*!< Burst mode disabled */
#define HRTIM_BURSTMODECTL_ENABLED (HRTIM_BMCR_BME) /*!< Burst mode enabled */
#define IS_HRTIM_BURSTMODECTL(BURSTMODECTL)\
(((BURSTMODECTL) == HRTIM_BURSTMODECTL_DISABLED) || \
((BURSTMODECTL) == HRTIM_BURSTMODECTL_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_FaultModeControl
* @{
* @brief Constants used to enable or disable the Fault mode
*/
#define HRTIM_FAULT_DISABLED (uint32_t)0x00000000 /*!< Fault mode disabled */
#define HRTIM_FAULT_ENABLED (HRTIM_FLTINR1_FLT1E) /*!< Fault mode enabled */
#define IS_HRTIM_FAULTCTL(FAULTCTL)\
(((FAULTCTL) == HRTIM_FAULT_DISABLED) || \
((FAULTCTL) == HRTIM_FAULT_ENABLED))
/**
* @}
*/
/** @defgroup HRTIM_SoftwareTimerUpdate
* @{
* @brief Constants used to force timer registers update
*/
#define HRTIM_TIMERUPDATE_MASTER (HRTIM_CR2_MSWU) /*!< Forces an immediate transfer from the preload to the active register in the master timer */
#define HRTIM_TIMERUPDATE_A (HRTIM_CR2_TASWU) /*!< Forces an immediate transfer from the preload to the active register in the timer A */
#define HRTIM_TIMERUPDATE_B (HRTIM_CR2_TBSWU) /*!< Forces an immediate transfer from the preload to the active register in the timer B */
#define HRTIM_TIMERUPDATE_C (HRTIM_CR2_TCSWU) /*!< Forces an immediate transfer from the preload to the active register in the timer C */
#define HRTIM_TIMERUPDATE_D (HRTIM_CR2_TDSWU) /*!< Forces an immediate transfer from the preload to the active register in the timer D */
#define HRTIM_TIMERUPDATE_E (HRTIM_CR2_TESWU) /*!< Forces an immediate transfer from the preload to the active register in the timer E */
#define IS_HRTIM_TIMERUPDATE(TIMERUPDATE) (((TIMERUPDATE) & 0xFFFFFFC0) == 0x00000000)
/**
* @}
*/
/** @defgroup HRTIM_SoftwareTimerReset
* @{
* @brief Constants used to force timer counter reset
*/
#define HRTIM_TIMERRESET_MASTER (HRTIM_CR2_MRST) /*!< Resets the master timer counter */
#define HRTIM_TIMERRESET_A (HRTIM_CR2_TARST) /*!< Resets the timer A counter */
#define HRTIM_TIMERRESET_B (HRTIM_CR2_TBRST) /*!< Resets the timer B counter */
#define HRTIM_TIMERRESET_C (HRTIM_CR2_TCRST) /*!< Resets the timer C counter */
#define HRTIM_TIMERRESET_D (HRTIM_CR2_TDRST) /*!< Resets the timer D counter */
#define HRTIM_TIMERRESET_E (HRTIM_CR2_TERST) /*!< Resets the timer E counter */
#define IS_HRTIM_TIMERRESET(TIMERRESET) (((TIMERRESET) & 0xFFFFC0FF) == 0x00000000)
/**
* @}
*/
/** @defgroup HRTIM_OutputLevel
* @{
* @brief Constants defining the level of a timer output
*/
#define HRTIM_OUTPUTLEVEL_ACTIVE (uint32_t)0x00000001 /*!< Forces the output to its active state */
#define HRTIM_OUTPUTLEVEL_INACTIVE (uint32_t)0x00000002 /*!< Forces the output to its inactive state */
#define IS_HRTIM_OUTPUTLEVEL(OUTPUTLEVEL)\
(((OUTPUTLEVEL) == HRTIM_OUTPUTLEVEL_ACTIVE) || \
((OUTPUTLEVEL) == HRTIM_OUTPUTLEVEL_INACTIVE))
/**
* @}
*/
/** @defgroup HRTIM_OutputState
* @{
* @brief Constants defining the state of a timer output
*/
#define HRTIM_OUTPUTSTATE_IDLE (uint32_t)0x00000001 /*!< Main operating mode, where the output can take the active or
inactive level as programmed in the crossbar unit */
#define HRTIM_OUTPUTSTATE_RUN (uint32_t)0x00000002 /*!< Default operating state (e.g. after an HRTIM reset, when the
outputs are disabled by software or during a burst mode operation */
#define HRTIM_OUTPUTSTATE_FAULT (uint32_t)0x00000003 /*!< Safety state, entered in case of a shut-down request on
FAULTx inputs */
/**
* @}
*/
/** @defgroup HRTIM_BurstModeStatus
* @{
* @brief Constants defining the operating state of the burst mode controller
*/
#define HRTIM_BURSTMODESTATUS_NORMAL (uint32_t) 0x00000000 /*!< Normal operation */
#define HRTIM_BURSTMODESTATUS_ONGOING (HRTIM_BMCR_BMSTAT) /*!< Burst operation on-going */
/**
* @}
*/
/** @defgroup HRTIM_CurrentPushPullStatus
* @{
* @brief Constants defining on which output the signal is currently applied
* in push-pull mode
*/
#define HRTIM_PUSHPULL_CURRENTSTATUS_OUTPUT1 (uint32_t) 0x00000000 /*!< Signal applied on output 1 and output 2 forced inactive */
#define HRTIM_PUSHPULL_CURRENTSTATUS_OUTPUT2 (HRTIM_TIMISR_CPPSTAT) /*!< Signal applied on output 2 and output 1 forced inactive */
/**
* @}
*/
/** @defgroup HRTIM_IdlePushPullStatus
* @{
* @brief Constants defining on which output the signal was applied, in
* push-pull mode balanced fault mode or delayed idle mode, when the
* protection was triggered
*/
#define HRTIM_PUSHPULL_IDLESTATUS_OUTPUT1 (uint32_t) 0x00000000 /*!< Protection occurred when the output 1 was active and output 2 forced inactive */
#define HRTIM_PUSHPULL_IDLESTATUS_OUTPUT2 (HRTIM_TIMISR_IPPSTAT) /*!< Protection occurred when the output 2 was active and output 1 forced inactive */
/**
* @}
*/
/** @defgroup HRTIM_CommonInterrupt
* @{
*/
#define HRTIM_IT_FLT1 HRTIM_ISR_FLT1 /*!< Fault 1 interrupt flag */
#define HRTIM_IT_FLT2 HRTIM_ISR_FLT2 /*!< Fault 2 interrupt flag */
#define HRTIM_IT_FLT3 HRTIM_ISR_FLT3 /*!< Fault 3 interrupt flag */
#define HRTIM_IT_FLT4 HRTIM_ISR_FLT4 /*!< Fault 4 interrupt flag */
#define HRTIM_IT_FLT5 HRTIM_ISR_FLT5 /*!< Fault 5 interrupt flag */
#define HRTIM_IT_SYSFLT HRTIM_ISR_SYSFLT /*!< System Fault interrupt flag */
#define HRTIM_IT_DLLRDY HRTIM_ISR_DLLRDY /*!< DLL ready interrupt flag */
#define HRTIM_IT_BMPER HRTIM_ISR_BMPER /*!< Burst mode period interrupt flag */
#define IS_HRTIM_IT(IT)\
(((IT) == HRTIM_ISR_FLT1) || \
((IT) == HRTIM_ISR_FLT2) || \
((IT) == HRTIM_ISR_FLT3) || \
((IT) == HRTIM_ISR_FLT4) || \
((IT) == HRTIM_ISR_FLT5) || \
((IT) == HRTIM_ISR_SYSFLT) || \
((IT) == HRTIM_ISR_DLLRDY) || \
((IT) == HRTIM_ISR_BMPER))
/**
* @}
*/
/** @defgroup HRTIM_MasterInterrupt
* @{
*/
#define HRTIM_MASTER_IT_MCMP1 HRTIM_MDIER_MCMP1IE /*!< Master compare 1 interrupt flag */
#define HRTIM_MASTER_IT_MCMP2 HRTIM_MDIER_MCMP2IE /*!< Master compare 2 interrupt flag */
#define HRTIM_MASTER_IT_MCMP3 HRTIM_MDIER_MCMP3IE /*!< Master compare 3 interrupt flag */
#define HRTIM_MASTER_IT_MCMP4 HRTIM_MDIER_MCMP4IE /*!< Master compare 4 interrupt flag */
#define HRTIM_MASTER_IT_MREP HRTIM_MDIER_MREPIE /*!< Master Repetition interrupt flag */
#define HRTIM_MASTER_IT_SYNC HRTIM_MDIER_SYNCIE /*!< Synchronization input interrupt flag */
#define HRTIM_MASTER_IT_MUPD HRTIM_MDIER_MUPDIE /*!< Master update interrupt flag */
#define IS_HRTIM_MASTER_IT(IT)\
(((IT) == HRTIM_MDIER_MCMP1IE) || \
((IT) == HRTIM_MDIER_MCMP2IE) || \
((IT) == HRTIM_MDIER_MCMP3IE) || \
((IT) == HRTIM_MDIER_MCMP4IE) || \
((IT) == HRTIM_MDIER_MREPIE) || \
((IT) == HRTIM_MDIER_SYNCIE) || \
((IT) == HRTIM_MDIER_MUPDIE))
/** @defgroup HRTIM_MasterFlag
* @{
*/
#define HRTIM_MASTER_FLAG_MCMP1 HRTIM_MISR_MCMP1 /*!< Master compare 1 interrupt flag */
#define HRTIM_MASTER_FLAG_MCMP2 HRTIM_MISR_MCMP2 /*!< Master compare 2 interrupt flag */
#define HRTIM_MASTER_FLAG_MCMP3 HRTIM_MISR_MCMP3 /*!< Master compare 3 interrupt flag */
#define HRTIM_MASTER_FLAG_MCMP4 HRTIM_MISR_MCMP4 /*!< Master compare 4 interrupt flag */
#define HRTIM_MASTER_FLAG_MREP HRTIM_MISR_MREP /*!< Master Repetition interrupt flag */
#define HRTIM_MASTER_FLAG_SYNC HRTIM_MISR_SYNC /*!< Synchronization input interrupt flag */
#define HRTIM_MASTER_FLAG_MUPD HRTIM_MISR_MUPD /*!< Master update interrupt flag */
#define IS_HRTIM_MASTER_FLAG(FLAG)\
(((FLAG) == HRTIM_MISR_MCMP1) || \
((FLAG) == HRTIM_MISR_MCMP2) || \
((FLAG) == HRTIM_MISR_MCMP3) || \
((FLAG) == HRTIM_MISR_MCMP4) || \
((FLAG) == HRTIM_MISR_MREP) || \
((FLAG) == HRTIM_MISR_SYNC) || \
((FLAG) == HRTIM_MISR_MUPD))
/**
* @}
*/
/** @defgroup HRTIM_TimingUnitInterrupt
* @{
*/
#define HRTIM_TIM_IT_CMP1 HRTIM_TIMDIER_CMP1IE /*!< Timer compare 1 interrupt flag */
#define HRTIM_TIM_IT_CMP2 HRTIM_TIMDIER_CMP2IE /*!< Timer compare 2 interrupt flag */
#define HRTIM_TIM_IT_CMP3 HRTIM_TIMDIER_CMP3IE /*!< Timer compare 3 interrupt flag */
#define HRTIM_TIM_IT_CMP4 HRTIM_TIMDIER_CMP4IE /*!< Timer compare 4 interrupt flag */
#define HRTIM_TIM_IT_REP HRTIM_TIMDIER_REPIE /*!< Timer repetition interrupt flag */
#define HRTIM_TIM_IT_UPD HRTIM_TIMDIER_UPDIE /*!< Timer update interrupt flag */
#define HRTIM_TIM_IT_CPT1 HRTIM_TIMDIER_CPT1IE /*!< Timer capture 1 interrupt flag */
#define HRTIM_TIM_IT_CPT2 HRTIM_TIMDIER_CPT2IE /*!< Timer capture 2 interrupt flag */
#define HRTIM_TIM_IT_SET1 HRTIM_TIMDIER_SET1IE /*!< Timer output 1 set interrupt flag */
#define HRTIM_TIM_IT_RST1 HRTIM_TIMDIER_RST1IE /*!< Timer output 1 reset interrupt flag */
#define HRTIM_TIM_IT_SET2 HRTIM_TIMDIER_SET2IE /*!< Timer output 2 set interrupt flag */
#define HRTIM_TIM_IT_RST2 HRTIM_TIMDIER_RST2IE /*!< Timer output 2 reset interrupt flag */
#define HRTIM_TIM_IT_RST HRTIM_TIMDIER_RSTIE /*!< Timer reset interrupt flag */
#define HRTIM_TIM_IT_DLYPRT HRTIM_TIMDIER_DLYPRT1IE /*!< Timer delay protection interrupt flag */
#define IS_HRTIM_TIM_IT(IT)\
(((IT) == HRTIM_TIMDIER_CMP1IE) || \
((IT) == HRTIM_TIMDIER_CMP2IE) || \
((IT) == HRTIM_TIMDIER_CMP3IE) || \
((IT) == HRTIM_TIMDIER_CMP4IE) || \
((IT) == HRTIM_TIMDIER_REPIE) || \
((IT) == HRTIM_TIMDIER_UPDIE) || \
((IT) == HRTIM_TIMDIER_CPT1IE) || \
((IT) == HRTIM_TIMDIER_CPT2IE) || \
((IT) == HRTIM_TIMDIER_SET1IE) || \
((IT) == HRTIM_TIMDIER_RST1IE) || \
((IT) == HRTIM_TIMDIER_SET2IE) || \
((IT) == HRTIM_TIMDIER_RST2IE) || \
((IT) == HRTIM_TIMDIER_RSTIE) || \
((IT) == HRTIM_TIMDIER_DLYPRTIE))
/**
* @}
*/
/** @defgroup HRTIM_TimingUnitFlag
* @{
*/
#define HRTIM_TIM_FLAG_CMP1 HRTIM_TIMISR_CMP1 /*!< Timer compare 1 interrupt flag */
#define HRTIM_TIM_FLAG_CMP2 HRTIM_TIMISR_CMP2 /*!< Timer compare 2 interrupt flag */
#define HRTIM_TIM_FLAG_CMP3 HRTIM_TIMISR_CMP3 /*!< Timer compare 3 interrupt flag */
#define HRTIM_TIM_FLAG_CMP4 HRTIM_TIMISR_CMP4 /*!< Timer compare 4 interrupt flag */
#define HRTIM_TIM_FLAG_REP HRTIM_TIMISR_REP /*!< Timer repetition interrupt flag */
#define HRTIM_TIM_FLAG_UPD HRTIM_TIMISR_UPD /*!< Timer update interrupt flag */
#define HRTIM_TIM_FLAG_CPT1 HRTIM_TIMISR_CPT1 /*!< Timer capture 1 interrupt flag */
#define HRTIM_TIM_FLAG_CPT2 HRTIM_TIMISR_CPT2 /*!< Timer capture 2 interrupt flag */
#define HRTIM_TIM_FLAG_SET1 HRTIM_TIMISR_SET1 /*!< Timer output 1 set interrupt flag */
#define HRTIM_TIM_FLAG_RST1 HRTIM_TIMISR_RST1 /*!< Timer output 1 reset interrupt flag */
#define HRTIM_TIM_FLAG_SET2 HRTIM_TIMISR_SET2 /*!< Timer output 2 set interrupt flag */
#define HRTIM_TIM_FLAG_RST2 HRTIM_TIMISR_RST2 /*!< Timer output 2 reset interrupt flag */
#define HRTIM_TIM_FLAG_RST HRTIM_TIMDIER_RSTIE /*!< Timer reset interrupt flag */
#define HRTIM_TIM_FLAG_DLYPRT1 HRTIM_TIMISR_DLYPRT /*!< Timer delay protection interrupt flag */
#define IS_HRTIM_TIM_FLAG(FLAG)\
(((FLAG) == HRTIM_TIM_FLAG_CMP1) || \
((FLAG) == HRTIM_TIM_FLAG_CMP2) || \
((FLAG) == HRTIM_TIM_FLAG_CMP3) || \
((FLAG) == HRTIM_TIM_FLAG_CMP4) || \
((FLAG) == HRTIM_TIM_FLAG_REP) || \
((FLAG) == HRTIM_TIM_FLAG_UPD) || \
((FLAG) == HRTIM_TIM_FLAG_CPT1) || \
((FLAG) == HRTIM_TIM_FLAG_CPT2) || \
((FLAG) == HRTIM_TIM_FLAG_SET1) || \
((FLAG) == HRTIM_TIM_FLAG_RST1) || \
((FLAG) == HRTIM_TIM_FLAG_SET2) || \
((FLAG) == HRTIM_TIM_FLAG_RST2) || \
((FLAG) == HRTIM_TIM_FLAG_RST) || \
((FLAG) == HRTIM_TIM_FLAG_DLYPRT1))
/**
* @}
*/
/** @defgroup HRTIM_MasterDMARequest
* @{
*/
#define HRTIM_MASTER_DMA_MCMP1 HRTIM_MDIER_MCMP1DE /*!< Master compare 1 DMA request flag */
#define HRTIM_MASTER_DMA_MCMP2 HRTIM_MDIER_MCMP2DE /*!< Master compare 2 DMA request flag */
#define HRTIM_MASTER_DMA_MCMP3 HRTIM_MDIER_MCMP3DE /*!< Master compare 3 DMA request flag */
#define HRTIM_MASTER_DMA_MCMP4 HRTIM_MDIER_MCMP4DE /*!< Master compare 4 DMA request flag */
#define HRTIM_MASTER_DMA_MREP HRTIM_MDIER_MREPDE /*!< Master Repetition DMA request flag */
#define HRTIM_MASTER_DMA_SYNC HRTIM_MDIER_SYNCDE /*!< Synchronization input DMA request flag */
#define HRTIM_MASTER_DMA_MUPD HRTIM_MDIER_MUPDDE /*!< Master update DMA request flag */
#define IS_HRTIM_MASTER_DMA(DMA)\
(((DMA) == HRTIM_MDIER_MCMP1DE) || \
((DMA) == HRTIM_MDIER_MCMP2DE) || \
((DMA) == HRTIM_MDIER_MCMP3DE) || \
((DMA) == HRTIM_MDIER_MCMP4DE) || \
((DMA) == HRTIM_MDIER_MREPDE) || \
((DMA) == HRTIM_MDIER_SYNCDE) || \
((DMA) == HRTIM_MDIER_MUPDDE))
/**
* @}
*/
/** @defgroup HRTIM_TimingUnitDMARequest
* @{
*/
#define HRTIM_TIM_DMA_CMP1 HRTIM_TIMDIER_CMP1DE /*!< Timer compare 1 interrupt flag */
#define HRTIM_TIM_DMA_CMP2 HRTIM_TIMDIER_CMP2DE /*!< Timer compare 2 interrupt flag */
#define HRTIM_TIM_DMA_CMP3 HRTIM_TIMDIER_CMP3DE /*!< Timer compare 3 interrupt flag */
#define HRTIM_TIM_DMA_CMP4 HRTIM_TIMDIER_CMP4DE /*!< Timer compare 4 interrupt flag */
#define HRTIM_TIM_DMA_REP HRTIM_TIMDIER_REPDE /*!< Timer repetition interrupt flag */
#define HRTIM_TIM_DMA_UPD HRTIM_TIMDIER_UPDDE /*!< Timer update interrupt flag */
#define HRTIM_TIM_DMA_CPT1 HRTIM_TIMDIER_CPT1DE /*!< Timer capture 1 interrupt flag */
#define HRTIM_TIM_DMA_CPT2 HRTIM_TIMDIER_CPT2DE /*!< Timer capture 2 interrupt flag */
#define HRTIM_TIM_DMA_SET1 HRTIM_TIMDIER_SET1DE /*!< Timer output 1 set interrupt flag */
#define HRTIM_TIM_DMA_RST1 HRTIM_TIMDIER_RST1DE /*!< Timer output 1 reset interrupt flag */
#define HRTIM_TIM_DMA_SET2 HRTIM_TIMDIER_SET2DE /*!< Timer output 2 set interrupt flag */
#define HRTIM_TIM_DMA_RST2 HRTIM_TIMDIER_RST2DE /*!< Timer output 2 reset interrupt flag */
#define HRTIM_TIM_DMA_RST HRTIM_TIMDIER_RSTDE /*!< Timer reset interrupt flag */
#define HRTIM_TIM_DMA_DLYPRT HRTIM_TIMDIER_DLYPRTDE /*!< Timer delay protection interrupt flag */
#define IS_HRTIM_TIM_DMA(DMA)\
(((DMA) == HRTIM_TIMDIER_CMP1DE) || \
((DMA) == HRTIM_TIMDIER_CMP2DE) || \
((DMA) == HRTIM_TIMDIER_CMP3DE) || \
((DMA) == HRTIM_TIMDIER_CMP4DE) || \
((DMA) == HRTIM_TIMDIER_REPDE) || \
((DMA) == HRTIM_TIMDIER_UPDDE) || \
((DMA) == HRTIM_TIMDIER_CPT1DE) || \
((DMA) == HRTIM_TIMDIER_CPT2DE) || \
((DMA) == HRTIM_TIMDIER_SET1DE) || \
((DMA) == HRTIM_TIMDIER_RST1DE) || \
((DMA) == HRTIM_TIMDIER_SET2DE) || \
((DMA) == HRTIM_TIMDIER_RST2DE) || \
((DMA) == HRTIM_TIMDIER_RSTDE) || \
((DMA) == HRTIM_TIMDIER_DLYPRTDE))
/**
* @}
*/
/**
* @}
*/
/** @defgroup HRTIM_Instancedefinition
* @{
*/
#define IS_HRTIM_INSTANCE(INSTANCE) (INSTANCE) == HRTIM1)
/**
* @}
*/
/**
* @}
*/
/* Exported macro ------------------------------------------------------------*/
/** @brief Enables or disables the timer counter(s)
* @param __HANDLE__: specifies the HRTIM Handle.
* @param __TIMERS__: timersto enable/disable
* This parameter can be any combinations of the following values:
* @arg HRTIM_TIMERID_MASTER: Master timer identifier
* @arg HRTIM_TIMERID_TIMER_A: Timer A identifier
* @arg HRTIM_TIMERID_TIMER_B: Timer B identifier
* @arg HRTIM_TIMERID_TIMER_C: Timer C identifier
* @arg HRTIM_TIMERID_TIMER_D: Timer D identifier
* @arg HRTIM_TIMERID_TIMER_E: Timer E identifier
* @retval None
*/
#define __HRTIM_ENABLE(__HANDLE__, __TIMERS__) ((__HANDLE__)->HRTIM_MASTER.MCR |= (__TIMERS__))
/* The counter of a timing unit is disabled only if all the timer outputs */
/* are disabled and no capture is configured */
#define HRTIM_TAOEN_MASK (HRTIM_OENR_TA2OEN | HRTIM_OENR_TA1OEN)
#define HRTIM_TBOEN_MASK (HRTIM_OENR_TB2OEN | HRTIM_OENR_TB1OEN)
#define HRTIM_TCOEN_MASK (HRTIM_OENR_TC2OEN | HRTIM_OENR_TC1OEN)
#define HRTIM_TDOEN_MASK (HRTIM_OENR_TD2OEN | HRTIM_OENR_TD1OEN)
#define HRTIM_TEOEN_MASK (HRTIM_OENR_TE2OEN | HRTIM_OENR_TE1OEN)
#define __HRTIM_DISABLE(__HANDLE__, __TIMERS__)\
do {\
if (((__TIMERS__) & HRTIM_TIMERID_MASTER) == HRTIM_TIMERID_MASTER)\
{\
((__HANDLE__)->HRTIM_MASTER.MCR &= ~HRTIM_TIMERID_MASTER);\
}\
if (((__TIMERS__) & HRTIM_TIMERID_TIMER_A) == HRTIM_TIMERID_TIMER_A)\
{\
if (((__HANDLE__)->HRTIM_COMMON.OENR & HRTIM_TAOEN_MASK) == RESET)\
{\
((__HANDLE__)->HRTIM_MASTER.MCR &= ~HRTIM_TIMERID_TIMER_A);\
}\
}\
if (((__TIMERS__) & HRTIM_TIMERID_TIMER_B) == HRTIM_TIMERID_TIMER_B)\
{\
if (((__HANDLE__)->HRTIM_COMMON.OENR & HRTIM_TBOEN_MASK) == RESET)\
{\
((__HANDLE__)->HRTIM_MASTER.MCR &= ~HRTIM_TIMERID_TIMER_B);\
}\
}\
if (((__TIMERS__) & HRTIM_TIMERID_TIMER_C) == HRTIM_TIMERID_TIMER_C)\
{\
if (((__HANDLE__)->HRTIM_COMMON.OENR & HRTIM_TCOEN_MASK) == RESET)\
{\
((__HANDLE__)->HRTIM_MASTER.MCR &= ~HRTIM_TIMERID_TIMER_C);\
}\
}\
if (((__TIMERS__) & HRTIM_TIMERID_TIMER_D) == HRTIM_TIMERID_TIMER_D)\
{\
if (((__HANDLE__)->HRTIM_COMMON.OENR & HRTIM_TDOEN_MASK) == RESET)\
{\
((__HANDLE__)->HRTIM_MASTER.MCR &= ~HRTIM_TIMERID_TIMER_D);\
}\
}\
if (((__TIMERS__) & HRTIM_TIMERID_TIMER_E) == HRTIM_TIMERID_TIMER_E)\
{\
if (((__HANDLE__)->HRTIM_COMMON.OENR & HRTIM_TEOEN_MASK) == RESET)\
{\
((__HANDLE__)->HRTIM_MASTER.MCR &= ~HRTIM_TIMERID_TIMER_E);\
}\
}\
} while(0)
/* Exported functions --------------------------------------------------------*/
/* Simple time base related functions *****************************************/
void HRTIM_SimpleBase_Init(HRTIM_TypeDef* HRTIMx, uint32_t TimerIdx, HRTIM_BaseInitTypeDef* HRTIM_BaseInitStruct);
void HRTIM_DeInit(HRTIM_TypeDef* HRTIMx);
void HRTIM_SimpleBaseStart(HRTIM_TypeDef *hrtim, uint32_t TimerIdx);
void HRTIM_SimpleBaseStop(HRTIM_TypeDef *hrtim, uint32_t TimerIdx);
/* Simple output compare related functions ************************************/
void HRTIM_SimpleOC_Init(HRTIM_TypeDef * HRTIMx, uint32_t TimerIdx, HRTIM_BaseInitTypeDef* HRTIM_BaseInitStruct);
void HRTIM_SimpleOCChannelConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t OCChannel,
HRTIM_BasicOCChannelCfgTypeDef* pBasicOCChannelCfg);
void HRTIM_SimpleOCStart(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t OCChannel);
void HRTIM_SimpleOCStop(HRTIM_TypeDef * HRTIMx,
uint32_t TimerIdx,
uint32_t OCChannel);
/* Simple PWM output related functions ****************************************/
void HRTIM_SimplePWM_Init(HRTIM_TypeDef * HRTIMx, uint32_t TimerIdx, HRTIM_BaseInitTypeDef* HRTIM_BaseInitStruct);
void HRTIM_SimplePWMChannelConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t PWMChannel,
HRTIM_BasicPWMChannelCfgTypeDef* pBasicPWMChannelCfg);
void HRTIM_SimplePWMStart(HRTIM_TypeDef * HRTIMx,
uint32_t TimerIdx,
uint32_t PWMChannel);
void HRTIM_SimplePWMStop(HRTIM_TypeDef * HRTIMx,
uint32_t TimerIdx,
uint32_t PWMChannel);
/* Simple capture related functions *******************************************/
void HRTIM_SimpleCapture_Init(HRTIM_TypeDef * HRTIMx, uint32_t TimerIdx, HRTIM_BaseInitTypeDef* HRTIM_BaseInitStruct);
void HRTIM_SimpleCaptureChannelConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t CaptureChannel,
HRTIM_BasicCaptureChannelCfgTypeDef* pBasicCaptureChannelCfg);
void HRTIM_SimpleCaptureStart(HRTIM_TypeDef * HRTIMx,
uint32_t TimerIdx,
uint32_t CaptureChannel);
void HRTIM_SimpleCaptureStop(HRTIM_TypeDef * HRTIMx,
uint32_t TimerIdx,
uint32_t CaptureChannel);
/* SImple one pulse related functions *****************************************/
void HRTIM_SimpleOnePulse_Init(HRTIM_TypeDef * HRTIMx, uint32_t TimerIdx, HRTIM_BaseInitTypeDef* HRTIM_BaseInitStruct);
void HRTIM_SimpleOnePulseChannelConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t OnePulseChannel,
HRTIM_BasicOnePulseChannelCfgTypeDef* pBasicOnePulseChannelCfg);
void HRTIM_SimpleOnePulseStart(HRTIM_TypeDef * HRTIMx,
uint32_t TimerIdx,
uint32_t OnePulseChannel);
void HRTIM_SimpleOnePulseStop(HRTIM_TypeDef * HRTIM_,
uint32_t TimerIdx,
uint32_t OnePulseChannel);
/* Waveform related functions *************************************************/
void HRTIM_Waveform_Init(HRTIM_TypeDef * HRTIMx,
uint32_t TimerIdx,
HRTIM_BaseInitTypeDef* HRTIM_BaseInitStruct,
HRTIM_TimerInitTypeDef* HRTIM_TimerInitStruct);
void HRTIM_WaveformTimerConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
HRTIM_TimerCfgTypeDef * HRTIM_TimerCfgStruct);
void HRTIM_WaveformCompareConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t CompareUnit,
HRTIM_CompareCfgTypeDef* pCompareCfg);
void HRTIM_MasterSetCompare(HRTIM_TypeDef * HRTIMx,
uint32_t CompareUnit,
uint32_t Compare);
void HRTIM_WaveformCaptureConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t CaptureUnit,
HRTIM_CaptureCfgTypeDef* pCaptureCfg);
void HRTIM_WaveformOuputConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t Output,
HRTIM_OutputCfgTypeDef * pOutputCfg);
void HRTIM_TimerEventFilteringConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t Event,
HRTIM_TimerEventFilteringCfgTypeDef * pTimerEventFilteringCfg);
void HRTIM_DeadTimeConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
HRTIM_DeadTimeCfgTypeDef* pDeadTimeCfg);
void HRTIM_ChopperModeConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
HRTIM_ChopperModeCfgTypeDef* pChopperModeCfg);
void HRTIM_BurstDMAConfig(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t RegistersToUpdate);
void HRTIM_SynchronizationConfig(HRTIM_TypeDef *HRTIMx,
HRTIM_SynchroCfgTypeDef * pSynchroCfg);
void HRTIM_BurstModeConfig(HRTIM_TypeDef *hrtim,
HRTIM_BurstModeCfgTypeDef* pBurstModeCfg);
void HRTIM_EventConfig(HRTIM_TypeDef *hrtim,
uint32_t Event,
HRTIM_EventCfgTypeDef* pEventCfg);
void HRTIM_EventPrescalerConfig(HRTIM_TypeDef *hrtim,
uint32_t Prescaler);
void HRTIM_FaultConfig(HRTIM_TypeDef *hrtim,
HRTIM_FaultCfgTypeDef* pFaultCfg,
uint32_t Fault);
void HRTIM_FaultPrescalerConfig(HRTIM_TypeDef *hrtim,
uint32_t Prescaler);
void HRTIM_FaultModeCtl(HRTIM_TypeDef * HRTIMx, uint32_t Fault, uint32_t Enable);
void HRTIM_ADCTriggerConfig(HRTIM_TypeDef *hrtim,
uint32_t ADCTrigger,
HRTIM_ADCTriggerCfgTypeDef* pADCTriggerCfg);
void HRTIM_WaveformCounterStart(HRTIM_TypeDef *hrtim,
uint32_t TimersToStart);
void HRTIM_WaveformCounterStop(HRTIM_TypeDef *hrtim,
uint32_t TimersToStop);
void HRTIM_WaveformOutputStart(HRTIM_TypeDef *hrtim,
uint32_t OuputsToStart);
void HRTIM_WaveformOutputStop(HRTIM_TypeDef * HRTIM_,
uint32_t OuputsToStop);
void HRTIM_DLLCalibrationStart(HRTIM_TypeDef *hrtim,
uint32_t CalibrationRate);
/* Interrupt/flags and DMA management */
void HRTIM_ITConfig(HRTIM_TypeDef * HRTIMx, uint32_t TimerIdx, uint32_t HRTIM_TIM_IT, FunctionalState NewState);
void HRTIM_ITCommonConfig(HRTIM_TypeDef * HRTIMx, uint32_t HRTIM_CommonIT, FunctionalState NewState);
void HRTIM_ClearFlag(HRTIM_TypeDef * HRTIMx, uint32_t TimerIdx, uint32_t HRTIM_FLAG);
void HRTIM_ClearCommonFlag(HRTIM_TypeDef * HRTIMx, uint32_t HRTIM_CommonFLAG);
void HRTIM_ClearITPendingBit(HRTIM_TypeDef * HRTIMx, uint32_t TimerIdx, uint32_t HRTIM_IT);
void HRTIM_ClearCommonITPendingBit(HRTIM_TypeDef * HRTIMx, uint32_t HRTIM_CommonIT);
FlagStatus HRTIM_GetFlagStatus(HRTIM_TypeDef * HRTIMx, uint32_t TimerIdx, uint32_t HRTIM_FLAG);
FlagStatus HRTIM_GetCommonFlagStatus(HRTIM_TypeDef * HRTIMx, uint32_t HRTIM_CommonFLAG);
ITStatus HRTIM_GetITStatus(HRTIM_TypeDef * HRTIMx, uint32_t TimerIdx, uint32_t HRTIM_IT);
ITStatus HRTIM_GetCommonITStatus(HRTIM_TypeDef * HRTIMx, uint32_t HRTIM_CommonIT);
void HRTIM_DMACmd(HRTIM_TypeDef* HRTIMx, uint32_t TimerIdx, uint32_t HRTIM_DMA, FunctionalState NewState);
void HRTIM_BurstModeCtl(HRTIM_TypeDef *hrtim,
uint32_t Enable);
void HRTIM_SoftwareCapture(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t CaptureUnit);
void HRTIM_SoftwareUpdate(HRTIM_TypeDef *hrtim,
uint32_t TimersToUpdate);
void HRTIM_SoftwareReset(HRTIM_TypeDef *hrtim,
uint32_t TimersToReset);
uint32_t HRTIM_GetCapturedValue(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t CaptureUnit);
void HRTIM_WaveformOutputConfig(HRTIM_TypeDef * HRTIM_,
uint32_t TimerIdx,
uint32_t Output,
HRTIM_OutputCfgTypeDef * pOutputCfg);
void HRTIM_WaveformSetOutputLevel(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t Output,
uint32_t OutputLevel);
uint32_t HRTIM_WaveformGetOutputLevel(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t Output);
uint32_t HRTIM_WaveformGetOutputState(HRTIM_TypeDef * hhrtim,
uint32_t TimerIdx,
uint32_t Output);
uint32_t HRTIM_GetDelayedProtectionStatus(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx,
uint32_t Output);
uint32_t HRTIM_GetBurstStatus(HRTIM_TypeDef *hrtim);
uint32_t HRTIM_GetCurrentPushPullStatus(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx);
uint32_t HRTIM_GetIdlePushPullStatus(HRTIM_TypeDef *hrtim,
uint32_t TimerIdx);
/**
* @}
*/
/**
* @}
*/
#ifdef __cplusplus
}
#endif
#endif /* __STM32F30x_HRTIM_H */
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/