Elijah Orr
Fork of the official mbed C/C SDK provides the software platform and libraries to build your applications for RenBED.
Dependents: 1-RenBuggyTimed RenBED_RGB RenBED_RGB_PWM RenBED_RGB
Fork of
mbed
by 
mbed official
Diff: TARGET_EFM32HG_STK3400/efm32hg_mtb.h
- Revision:
- 98:8ab26030e058
- Child:
- 113:f141b2784e32
diff -r 433970e64889 -r 8ab26030e058 TARGET_EFM32HG_STK3400/efm32hg_mtb.h
--- /dev/null Thu Jan 01 00:00:00 1970 +0000
+++ b/TARGET_EFM32HG_STK3400/efm32hg_mtb.h Wed Apr 29 10:16:23 2015 +0100
@@ -0,0 +1,119 @@
+/**************************************************************************//**
+ * @file efm32hg_mtb.h
+ * @brief EFM32HG_MTB register and bit field definitions
+ * @version 3.20.12
+ ******************************************************************************
+ * @section License
+ * <b>(C) Copyright 2015 Silicon Laboratories, Inc. http://www.silabs.com</b>
+ ******************************************************************************
+ *
+ * Permission is granted to anyone to use this software for any purpose,
+ * including commercial applications, and to alter it and redistribute it
+ * freely, subject to the following restrictions:
+ *
+ * 1. The origin of this software must not be misrepresented; you must not
+ * claim that you wrote the original software.@n
+ * 2. Altered source versions must be plainly marked as such, and must not be
+ * misrepresented as being the original software.@n
+ * 3. This notice may not be removed or altered from any source distribution.
+ *
+ * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.
+ * has no obligation to support this Software. Silicon Laboratories, Inc. is
+ * providing the Software "AS IS", with no express or implied warranties of any
+ * kind, including, but not limited to, any implied warranties of
+ * merchantability or fitness for any particular purpose or warranties against
+ * infringement of any proprietary rights of a third party.
+ *
+ * Silicon Laboratories, Inc. will not be liable for any consequential,
+ * incidental, or special damages, or any other relief, or for any claim by
+ * any third party, arising from your use of this Software.
+ *
+ *****************************************************************************/
+/**************************************************************************//**
+ * @defgroup EFM32HG_MTB
+ * @{
+ * @brief EFM32HG_MTB Register Declaration
+ *****************************************************************************/
+typedef struct
+{
+ __IO uint32_t POSITION; /**< MTB Trace Position Register. */
+ __IO uint32_t MASTER; /**< MTB Trace Control Register */
+ __IO uint32_t FLOW; /**< MTB Trace Flow Register */
+ __IO uint32_t BASE; /**< MTB Trace Base Register */
+} MTB_TypeDef; /** @} */
+
+/**************************************************************************//**
+ * @defgroup EFM32HG_MTB_BitFields
+ * @{
+ *****************************************************************************/
+
+/* Bit fields for MTB POSITION */
+#define _MTB_POSITION_RESETVALUE 0x00000000UL /**< Default value for MTB_POSITION */
+#define _MTB_POSITION_MASK 0xFFFFFFFCUL /**< Mask for MTB_POSITION */
+#define MTB_POSITION_WRAP (0x1UL << 2) /**< Trace wrap bit. */
+#define _MTB_POSITION_WRAP_SHIFT 2 /**< Shift value for MTB_WRAP */
+#define _MTB_POSITION_WRAP_MASK 0x4UL /**< Bit mask for MTB_WRAP */
+#define _MTB_POSITION_WRAP_DEFAULT 0x00000000UL /**< Mode DEFAULT for MTB_POSITION */
+#define MTB_POSITION_WRAP_DEFAULT (_MTB_POSITION_WRAP_DEFAULT << 2) /**< Shifted mode DEFAULT for MTB_POSITION */
+#define _MTB_POSITION_POINTER_SHIFT 3 /**< Shift value for MTB_POINTER */
+#define _MTB_POSITION_POINTER_MASK 0xFFFFFFF8UL /**< Bit mask for MTB_POINTER */
+#define _MTB_POSITION_POINTER_DEFAULT 0x00000000UL /**< Mode DEFAULT for MTB_POSITION */
+#define MTB_POSITION_POINTER_DEFAULT (_MTB_POSITION_POINTER_DEFAULT << 3) /**< Shifted mode DEFAULT for MTB_POSITION */
+
+/* Bit fields for MTB MASTER */
+#define _MTB_MASTER_RESETVALUE 0x00000000UL /**< Default value for MTB_MASTER */
+#define _MTB_MASTER_MASK 0x8000027FUL /**< Mask for MTB_MASTER */
+#define _MTB_MASTER_MASK_SHIFT 0 /**< Shift value for MTB_MASK */
+#define _MTB_MASTER_MASK_MASK 0x1FUL /**< Bit mask for MTB_MASK */
+#define _MTB_MASTER_MASK_DEFAULT 0x00000000UL /**< Mode DEFAULT for MTB_MASTER */
+#define MTB_MASTER_MASK_DEFAULT (_MTB_MASTER_MASK_DEFAULT << 0) /**< Shifted mode DEFAULT for MTB_MASTER */
+#define MTB_MASTER_TSTARTEN (0x1UL << 5) /**< Trace start input enable. */
+#define _MTB_MASTER_TSTARTEN_SHIFT 5 /**< Shift value for MTB_TSTARTEN */
+#define _MTB_MASTER_TSTARTEN_MASK 0x20UL /**< Bit mask for MTB_TSTARTEN */
+#define _MTB_MASTER_TSTARTEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for MTB_MASTER */
+#define MTB_MASTER_TSTARTEN_DEFAULT (_MTB_MASTER_TSTARTEN_DEFAULT << 5) /**< Shifted mode DEFAULT for MTB_MASTER */
+#define MTB_MASTER_TSTOPEN (0x1UL << 6) /**< Trace stop input enable. */
+#define _MTB_MASTER_TSTOPEN_SHIFT 6 /**< Shift value for MTB_TSTOPEN */
+#define _MTB_MASTER_TSTOPEN_MASK 0x40UL /**< Bit mask for MTB_TSTOPEN */
+#define _MTB_MASTER_TSTOPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for MTB_MASTER */
+#define MTB_MASTER_TSTOPEN_DEFAULT (_MTB_MASTER_TSTOPEN_DEFAULT << 6) /**< Shifted mode DEFAULT for MTB_MASTER */
+#define MTB_MASTER_HALTREQ (0x1UL << 9) /**< Halt request bit. */
+#define _MTB_MASTER_HALTREQ_SHIFT 9 /**< Shift value for MTB_HALTREQ */
+#define _MTB_MASTER_HALTREQ_MASK 0x200UL /**< Bit mask for MTB_HALTREQ */
+#define _MTB_MASTER_HALTREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for MTB_MASTER */
+#define MTB_MASTER_HALTREQ_DEFAULT (_MTB_MASTER_HALTREQ_DEFAULT << 9) /**< Shifted mode DEFAULT for MTB_MASTER */
+#define MTB_MASTER_EN (0x1UL << 31) /**< Main trace enable bit. */
+#define _MTB_MASTER_EN_SHIFT 31 /**< Shift value for MTB_EN */
+#define _MTB_MASTER_EN_MASK 0x80000000UL /**< Bit mask for MTB_EN */
+#define _MTB_MASTER_EN_DEFAULT 0x00000000UL /**< Mode DEFAULT for MTB_MASTER */
+#define MTB_MASTER_EN_DEFAULT (_MTB_MASTER_EN_DEFAULT << 31) /**< Shifted mode DEFAULT for MTB_MASTER */
+
+/* Bit fields for MTB FLOW */
+#define _MTB_FLOW_RESETVALUE 0x00000000UL /**< Default value for MTB_FLOW */
+#define _MTB_FLOW_MASK 0xFFFFFFFBUL /**< Mask for MTB_FLOW */
+#define MTB_FLOW_AUTOSTOP (0x1UL << 0) /**< AUTOSTOP enable. */
+#define _MTB_FLOW_AUTOSTOP_SHIFT 0 /**< Shift value for MTB_AUTOSTOP */
+#define _MTB_FLOW_AUTOSTOP_MASK 0x1UL /**< Bit mask for MTB_AUTOSTOP */
+#define _MTB_FLOW_AUTOSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for MTB_FLOW */
+#define MTB_FLOW_AUTOSTOP_DEFAULT (_MTB_FLOW_AUTOSTOP_DEFAULT << 0) /**< Shifted mode DEFAULT for MTB_FLOW */
+#define MTB_FLOW_AUTOHALT (0x1UL << 1) /**< AUTOHALT enable. */
+#define _MTB_FLOW_AUTOHALT_SHIFT 1 /**< Shift value for MTB_AUTOHALT */
+#define _MTB_FLOW_AUTOHALT_MASK 0x2UL /**< Bit mask for MTB_AUTOHALT */
+#define _MTB_FLOW_AUTOHALT_DEFAULT 0x00000000UL /**< Mode DEFAULT for MTB_FLOW */
+#define MTB_FLOW_AUTOHALT_DEFAULT (_MTB_FLOW_AUTOHALT_DEFAULT << 1) /**< Shifted mode DEFAULT for MTB_FLOW */
+#define _MTB_FLOW_WATERMARK_SHIFT 3 /**< Shift value for MTB_WATERMARK */
+#define _MTB_FLOW_WATERMARK_MASK 0xFFFFFFF8UL /**< Bit mask for MTB_WATERMARK */
+#define _MTB_FLOW_WATERMARK_DEFAULT 0x00000000UL /**< Mode DEFAULT for MTB_FLOW */
+#define MTB_FLOW_WATERMARK_DEFAULT (_MTB_FLOW_WATERMARK_DEFAULT << 3) /**< Shifted mode DEFAULT for MTB_FLOW */
+
+/* Bit fields for MTB BASE */
+#define _MTB_BASE_RESETVALUE 0x20000000UL /**< Default value for MTB_BASE */
+#define _MTB_BASE_MASK 0xFFFFFFFFUL /**< Mask for MTB_BASE */
+#define _MTB_BASE_BASE_SHIFT 0 /**< Shift value for MTB_BASE */
+#define _MTB_BASE_BASE_MASK 0xFFFFFFFFUL /**< Bit mask for MTB_BASE */
+#define _MTB_BASE_BASE_DEFAULT 0x20000000UL /**< Mode DEFAULT for MTB_BASE */
+#define MTB_BASE_BASE_DEFAULT (_MTB_BASE_BASE_DEFAULT << 0) /**< Shifted mode DEFAULT for MTB_BASE */
+
+/** @} End of group EFM32HG_MTB */
+
+