Elijah Orr / mbed-renbed

Fork of the official mbed C/C SDK provides the software platform and libraries to build your applications for RenBED.

Dependents:   1-RenBuggyTimed RenBED_RGB RenBED_RGB_PWM RenBED_RGB

Fork of mbed by mbed official

TARGET_ARCH_MAX/stm32f4xx_hal_i2s.h@121:672067c3ada4, 2016-04-14 (annotated)

Committer:
elijahorr
Date:
Thu Apr 14 07:28:54 2016 +0000
Revision:
121:672067c3ada4
Parent:
110:165afa46840b 
.

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 89:552587b429a1 1 /**
bogdanm 89:552587b429a1 2 ******************************************************************************
bogdanm 89:552587b429a1 3 * @file stm32f4xx_hal_i2s.h
bogdanm 89:552587b429a1 4 * @author MCD Application Team
Kojto 110:165afa46840b 5 * @version V1.4.1
Kojto 110:165afa46840b 6 * @date 09-October-2015
bogdanm 89:552587b429a1 7 * @brief Header file of I2S HAL module.
bogdanm 89:552587b429a1 8 ******************************************************************************
bogdanm 89:552587b429a1 9 * @attention
bogdanm 89:552587b429a1 10 *
Kojto 99:dbbf35b96557 11 * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
bogdanm 89:552587b429a1 12 *
bogdanm 89:552587b429a1 13 * Redistribution and use in source and binary forms, with or without modification,
bogdanm 89:552587b429a1 14 * are permitted provided that the following conditions are met:
bogdanm 89:552587b429a1 15 * 1. Redistributions of source code must retain the above copyright notice,
bogdanm 89:552587b429a1 16 * this list of conditions and the following disclaimer.
bogdanm 89:552587b429a1 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
bogdanm 89:552587b429a1 18 * this list of conditions and the following disclaimer in the documentation
bogdanm 89:552587b429a1 19 * and/or other materials provided with the distribution.
bogdanm 89:552587b429a1 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
bogdanm 89:552587b429a1 21 * may be used to endorse or promote products derived from this software
bogdanm 89:552587b429a1 22 * without specific prior written permission.
bogdanm 89:552587b429a1 23 *
bogdanm 89:552587b429a1 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 89:552587b429a1 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 89:552587b429a1 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm 89:552587b429a1 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
bogdanm 89:552587b429a1 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
bogdanm 89:552587b429a1 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
bogdanm 89:552587b429a1 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
bogdanm 89:552587b429a1 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
bogdanm 89:552587b429a1 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
bogdanm 89:552587b429a1 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm 89:552587b429a1 34 *
bogdanm 89:552587b429a1 35 ******************************************************************************
bogdanm 89:552587b429a1 36 */
bogdanm 89:552587b429a1 37
bogdanm 89:552587b429a1 38 /* Define to prevent recursive inclusion -------------------------------------*/
bogdanm 89:552587b429a1 39 #ifndef __STM32F4xx_HAL_I2S_H
bogdanm 89:552587b429a1 40 #define __STM32F4xx_HAL_I2S_H
bogdanm 89:552587b429a1 41
bogdanm 89:552587b429a1 42 #ifdef __cplusplus
bogdanm 89:552587b429a1 43 extern "C" {
bogdanm 89:552587b429a1 44 #endif
bogdanm 89:552587b429a1 45
bogdanm 89:552587b429a1 46 /* Includes ------------------------------------------------------------------*/
bogdanm 89:552587b429a1 47 #include "stm32f4xx_hal_def.h"
bogdanm 89:552587b429a1 48
bogdanm 89:552587b429a1 49 /** @addtogroup STM32F4xx_HAL_Driver
bogdanm 89:552587b429a1 50 * @{
bogdanm 89:552587b429a1 51 */
bogdanm 89:552587b429a1 52
bogdanm 89:552587b429a1 53 /** @addtogroup I2S
bogdanm 89:552587b429a1 54 * @{
bogdanm 89:552587b429a1 55 */
bogdanm 89:552587b429a1 56
Kojto 99:dbbf35b96557 57 /* Exported types ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 58 /** @defgroup I2S_Exported_Types I2S Exported Types
Kojto 99:dbbf35b96557 59 * @{
Kojto 99:dbbf35b96557 60 */
Kojto 99:dbbf35b96557 61
bogdanm 89:552587b429a1 62 /**
bogdanm 89:552587b429a1 63 * @brief I2S Init structure definition
bogdanm 89:552587b429a1 64 */
bogdanm 89:552587b429a1 65 typedef struct
bogdanm 89:552587b429a1 66 {
bogdanm 89:552587b429a1 67 uint32_t Mode; /*!< Specifies the I2S operating mode.
bogdanm 89:552587b429a1 68 This parameter can be a value of @ref I2S_Mode */
bogdanm 89:552587b429a1 69
bogdanm 89:552587b429a1 70 uint32_t Standard; /*!< Specifies the standard used for the I2S communication.
bogdanm 89:552587b429a1 71 This parameter can be a value of @ref I2S_Standard */
bogdanm 89:552587b429a1 72
bogdanm 89:552587b429a1 73 uint32_t DataFormat; /*!< Specifies the data format for the I2S communication.
bogdanm 89:552587b429a1 74 This parameter can be a value of @ref I2S_Data_Format */
bogdanm 89:552587b429a1 75
bogdanm 89:552587b429a1 76 uint32_t MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not.
bogdanm 89:552587b429a1 77 This parameter can be a value of @ref I2S_MCLK_Output */
bogdanm 89:552587b429a1 78
bogdanm 89:552587b429a1 79 uint32_t AudioFreq; /*!< Specifies the frequency selected for the I2S communication.
bogdanm 89:552587b429a1 80 This parameter can be a value of @ref I2S_Audio_Frequency */
bogdanm 89:552587b429a1 81
bogdanm 89:552587b429a1 82 uint32_t CPOL; /*!< Specifies the idle state of the I2S clock.
bogdanm 89:552587b429a1 83 This parameter can be a value of @ref I2S_Clock_Polarity */
bogdanm 89:552587b429a1 84
bogdanm 89:552587b429a1 85 uint32_t ClockSource; /*!< Specifies the I2S Clock Source.
bogdanm 89:552587b429a1 86 This parameter can be a value of @ref I2S_Clock_Source */
bogdanm 89:552587b429a1 87
bogdanm 89:552587b429a1 88 uint32_t FullDuplexMode; /*!< Specifies the I2S FullDuplex mode.
bogdanm 89:552587b429a1 89 This parameter can be a value of @ref I2S_FullDuplex_Mode */
bogdanm 89:552587b429a1 90
bogdanm 89:552587b429a1 91 }I2S_InitTypeDef;
bogdanm 89:552587b429a1 92
bogdanm 89:552587b429a1 93 /**
bogdanm 89:552587b429a1 94 * @brief HAL State structures definition
bogdanm 89:552587b429a1 95 */
bogdanm 89:552587b429a1 96 typedef enum
bogdanm 89:552587b429a1 97 {
bogdanm 89:552587b429a1 98 HAL_I2S_STATE_RESET = 0x00, /*!< I2S not yet initialized or disabled */
bogdanm 89:552587b429a1 99 HAL_I2S_STATE_READY = 0x01, /*!< I2S initialized and ready for use */
bogdanm 89:552587b429a1 100 HAL_I2S_STATE_BUSY = 0x02, /*!< I2S internal process is ongoing */
bogdanm 89:552587b429a1 101 HAL_I2S_STATE_BUSY_TX = 0x12, /*!< Data Transmission process is ongoing */
bogdanm 89:552587b429a1 102 HAL_I2S_STATE_BUSY_RX = 0x22, /*!< Data Reception process is ongoing */
bogdanm 89:552587b429a1 103 HAL_I2S_STATE_BUSY_TX_RX = 0x32, /*!< Data Transmission and Reception process is ongoing */
bogdanm 89:552587b429a1 104 HAL_I2S_STATE_TIMEOUT = 0x03, /*!< I2S timeout state */
bogdanm 89:552587b429a1 105 HAL_I2S_STATE_ERROR = 0x04 /*!< I2S error state */
bogdanm 89:552587b429a1 106
bogdanm 89:552587b429a1 107 }HAL_I2S_StateTypeDef;
bogdanm 89:552587b429a1 108
bogdanm 89:552587b429a1 109 /**
bogdanm 89:552587b429a1 110 * @brief I2S handle Structure definition
bogdanm 89:552587b429a1 111 */
bogdanm 89:552587b429a1 112 typedef struct
bogdanm 89:552587b429a1 113 {
bogdanm 89:552587b429a1 114 SPI_TypeDef *Instance; /* I2S registers base address */
bogdanm 89:552587b429a1 115
bogdanm 89:552587b429a1 116 I2S_InitTypeDef Init; /* I2S communication parameters */
bogdanm 89:552587b429a1 117
bogdanm 89:552587b429a1 118 uint16_t *pTxBuffPtr; /* Pointer to I2S Tx transfer buffer */
bogdanm 89:552587b429a1 119
bogdanm 89:552587b429a1 120 __IO uint16_t TxXferSize; /* I2S Tx transfer size */
bogdanm 89:552587b429a1 121
bogdanm 89:552587b429a1 122 __IO uint16_t TxXferCount; /* I2S Tx transfer Counter */
bogdanm 89:552587b429a1 123
bogdanm 89:552587b429a1 124 uint16_t *pRxBuffPtr; /* Pointer to I2S Rx transfer buffer */
bogdanm 89:552587b429a1 125
bogdanm 89:552587b429a1 126 __IO uint16_t RxXferSize; /* I2S Rx transfer size */
bogdanm 89:552587b429a1 127
bogdanm 89:552587b429a1 128 __IO uint16_t RxXferCount; /* I2S Rx transfer counter */
bogdanm 89:552587b429a1 129
bogdanm 89:552587b429a1 130 DMA_HandleTypeDef *hdmatx; /* I2S Tx DMA handle parameters */
bogdanm 89:552587b429a1 131
bogdanm 89:552587b429a1 132 DMA_HandleTypeDef *hdmarx; /* I2S Rx DMA handle parameters */
bogdanm 89:552587b429a1 133
bogdanm 89:552587b429a1 134 __IO HAL_LockTypeDef Lock; /* I2S locking object */
bogdanm 89:552587b429a1 135
bogdanm 89:552587b429a1 136 __IO HAL_I2S_StateTypeDef State; /* I2S communication state */
bogdanm 89:552587b429a1 137
Kojto 99:dbbf35b96557 138 __IO uint32_t ErrorCode; /* I2S Error code */
Kojto 99:dbbf35b96557 139
bogdanm 89:552587b429a1 140 }I2S_HandleTypeDef;
Kojto 99:dbbf35b96557 141 /**
Kojto 99:dbbf35b96557 142 * @}
Kojto 99:dbbf35b96557 143 */
bogdanm 89:552587b429a1 144
bogdanm 89:552587b429a1 145 /* Exported constants --------------------------------------------------------*/
Kojto 99:dbbf35b96557 146 /** @defgroup I2S_Exported_Constants I2S Exported Constants
bogdanm 89:552587b429a1 147 * @{
bogdanm 89:552587b429a1 148 */
bogdanm 89:552587b429a1 149
Kojto 99:dbbf35b96557 150 /** @defgroup I2S_Error_Code I2S Error Code
Kojto 99:dbbf35b96557 151 * @brief I2S Error Code
Kojto 99:dbbf35b96557 152 * @{
Kojto 99:dbbf35b96557 153 */
Kojto 99:dbbf35b96557 154 #define HAL_I2S_ERROR_NONE ((uint32_t)0x00000000) /*!< No error */
Kojto 99:dbbf35b96557 155 #define HAL_I2S_ERROR_UDR ((uint32_t)0x00000001) /*!< I2S Underrun error */
Kojto 99:dbbf35b96557 156 #define HAL_I2S_ERROR_OVR ((uint32_t)0x00000002) /*!< I2S Overrun error */
Kojto 99:dbbf35b96557 157 #define HAL_I2SEX_ERROR_UDR ((uint32_t)0x00000004) /*!< I2S extended Underrun error */
Kojto 99:dbbf35b96557 158 #define HAL_I2SEX_ERROR_OVR ((uint32_t)0x00000008) /*!< I2S extended Overrun error */
Kojto 99:dbbf35b96557 159 #define HAL_I2S_ERROR_FRE ((uint32_t)0x00000010) /*!< I2S Frame format error */
Kojto 99:dbbf35b96557 160 #define HAL_I2S_ERROR_DMA ((uint32_t)0x00000020) /*!< DMA transfer error */
Kojto 99:dbbf35b96557 161 /**
Kojto 99:dbbf35b96557 162 * @}
Kojto 99:dbbf35b96557 163 */
Kojto 99:dbbf35b96557 164
Kojto 99:dbbf35b96557 165 /** @defgroup I2S_Mode I2S Mode
bogdanm 89:552587b429a1 166 * @{
bogdanm 89:552587b429a1 167 */
bogdanm 89:552587b429a1 168 #define I2S_MODE_SLAVE_TX ((uint32_t)0x00000000)
bogdanm 89:552587b429a1 169 #define I2S_MODE_SLAVE_RX ((uint32_t)0x00000100)
bogdanm 89:552587b429a1 170 #define I2S_MODE_MASTER_TX ((uint32_t)0x00000200)
bogdanm 89:552587b429a1 171 #define I2S_MODE_MASTER_RX ((uint32_t)0x00000300)
bogdanm 89:552587b429a1 172 /**
bogdanm 89:552587b429a1 173 * @}
bogdanm 89:552587b429a1 174 */
bogdanm 89:552587b429a1 175
Kojto 99:dbbf35b96557 176 /** @defgroup I2S_Standard I2S Standard
bogdanm 89:552587b429a1 177 * @{
bogdanm 89:552587b429a1 178 */
bogdanm 89:552587b429a1 179 #define I2S_STANDARD_PHILIPS ((uint32_t)0x00000000)
bogdanm 89:552587b429a1 180 #define I2S_STANDARD_MSB ((uint32_t)0x00000010)
bogdanm 89:552587b429a1 181 #define I2S_STANDARD_LSB ((uint32_t)0x00000020)
bogdanm 89:552587b429a1 182 #define I2S_STANDARD_PCM_SHORT ((uint32_t)0x00000030)
bogdanm 89:552587b429a1 183 #define I2S_STANDARD_PCM_LONG ((uint32_t)0x000000B0)
bogdanm 89:552587b429a1 184 /**
bogdanm 89:552587b429a1 185 * @}
bogdanm 89:552587b429a1 186 */
bogdanm 89:552587b429a1 187
Kojto 99:dbbf35b96557 188 /** @defgroup I2S_Data_Format I2S Data Format
bogdanm 89:552587b429a1 189 * @{
bogdanm 89:552587b429a1 190 */
bogdanm 89:552587b429a1 191 #define I2S_DATAFORMAT_16B ((uint32_t)0x00000000)
bogdanm 89:552587b429a1 192 #define I2S_DATAFORMAT_16B_EXTENDED ((uint32_t)0x00000001)
bogdanm 89:552587b429a1 193 #define I2S_DATAFORMAT_24B ((uint32_t)0x00000003)
bogdanm 89:552587b429a1 194 #define I2S_DATAFORMAT_32B ((uint32_t)0x00000005)
bogdanm 89:552587b429a1 195 /**
bogdanm 89:552587b429a1 196 * @}
bogdanm 89:552587b429a1 197 */
bogdanm 89:552587b429a1 198
Kojto 99:dbbf35b96557 199 /** @defgroup I2S_MCLK_Output I2S Mclk Output
bogdanm 89:552587b429a1 200 * @{
bogdanm 89:552587b429a1 201 */
bogdanm 89:552587b429a1 202 #define I2S_MCLKOUTPUT_ENABLE ((uint32_t)SPI_I2SPR_MCKOE)
bogdanm 89:552587b429a1 203 #define I2S_MCLKOUTPUT_DISABLE ((uint32_t)0x00000000)
bogdanm 89:552587b429a1 204 /**
bogdanm 89:552587b429a1 205 * @}
bogdanm 89:552587b429a1 206 */
bogdanm 89:552587b429a1 207
Kojto 99:dbbf35b96557 208 /** @defgroup I2S_Audio_Frequency I2S Audio Frequency
bogdanm 89:552587b429a1 209 * @{
bogdanm 89:552587b429a1 210 */
bogdanm 89:552587b429a1 211 #define I2S_AUDIOFREQ_192K ((uint32_t)192000)
bogdanm 89:552587b429a1 212 #define I2S_AUDIOFREQ_96K ((uint32_t)96000)
bogdanm 89:552587b429a1 213 #define I2S_AUDIOFREQ_48K ((uint32_t)48000)
bogdanm 89:552587b429a1 214 #define I2S_AUDIOFREQ_44K ((uint32_t)44100)
bogdanm 89:552587b429a1 215 #define I2S_AUDIOFREQ_32K ((uint32_t)32000)
bogdanm 89:552587b429a1 216 #define I2S_AUDIOFREQ_22K ((uint32_t)22050)
bogdanm 89:552587b429a1 217 #define I2S_AUDIOFREQ_16K ((uint32_t)16000)
bogdanm 89:552587b429a1 218 #define I2S_AUDIOFREQ_11K ((uint32_t)11025)
bogdanm 89:552587b429a1 219 #define I2S_AUDIOFREQ_8K ((uint32_t)8000)
bogdanm 89:552587b429a1 220 #define I2S_AUDIOFREQ_DEFAULT ((uint32_t)2)
bogdanm 89:552587b429a1 221 /**
bogdanm 89:552587b429a1 222 * @}
bogdanm 89:552587b429a1 223 */
bogdanm 89:552587b429a1 224
Kojto 99:dbbf35b96557 225 /** @defgroup I2S_FullDuplex_Mode I2S FullDuplex Mode
bogdanm 89:552587b429a1 226 * @{
bogdanm 89:552587b429a1 227 */
bogdanm 89:552587b429a1 228 #define I2S_FULLDUPLEXMODE_DISABLE ((uint32_t)0x00000000)
bogdanm 89:552587b429a1 229 #define I2S_FULLDUPLEXMODE_ENABLE ((uint32_t)0x00000001)
bogdanm 89:552587b429a1 230 /**
bogdanm 89:552587b429a1 231 * @}
bogdanm 89:552587b429a1 232 */
bogdanm 89:552587b429a1 233
Kojto 99:dbbf35b96557 234 /** @defgroup I2S_Clock_Polarity I2S Clock Polarity
bogdanm 89:552587b429a1 235 * @{
bogdanm 89:552587b429a1 236 */
bogdanm 89:552587b429a1 237 #define I2S_CPOL_LOW ((uint32_t)0x00000000)
bogdanm 89:552587b429a1 238 #define I2S_CPOL_HIGH ((uint32_t)SPI_I2SCFGR_CKPOL)
bogdanm 89:552587b429a1 239 /**
bogdanm 89:552587b429a1 240 * @}
bogdanm 89:552587b429a1 241 */
bogdanm 89:552587b429a1 242
Kojto 99:dbbf35b96557 243 /** @defgroup I2S_Interrupts_Definition I2S Interrupts Definition
bogdanm 89:552587b429a1 244 * @{
bogdanm 89:552587b429a1 245 */
bogdanm 89:552587b429a1 246 #define I2S_IT_TXE SPI_CR2_TXEIE
bogdanm 89:552587b429a1 247 #define I2S_IT_RXNE SPI_CR2_RXNEIE
bogdanm 89:552587b429a1 248 #define I2S_IT_ERR SPI_CR2_ERRIE
bogdanm 89:552587b429a1 249 /**
bogdanm 89:552587b429a1 250 * @}
bogdanm 89:552587b429a1 251 */
bogdanm 89:552587b429a1 252
Kojto 99:dbbf35b96557 253 /** @defgroup I2S_Flags_Definition I2S Flags Definition
bogdanm 89:552587b429a1 254 * @{
bogdanm 89:552587b429a1 255 */
bogdanm 89:552587b429a1 256 #define I2S_FLAG_TXE SPI_SR_TXE
bogdanm 89:552587b429a1 257 #define I2S_FLAG_RXNE SPI_SR_RXNE
bogdanm 89:552587b429a1 258
bogdanm 89:552587b429a1 259 #define I2S_FLAG_UDR SPI_SR_UDR
bogdanm 89:552587b429a1 260 #define I2S_FLAG_OVR SPI_SR_OVR
bogdanm 89:552587b429a1 261 #define I2S_FLAG_FRE SPI_SR_FRE
bogdanm 89:552587b429a1 262
bogdanm 89:552587b429a1 263 #define I2S_FLAG_CHSIDE SPI_SR_CHSIDE
bogdanm 89:552587b429a1 264 #define I2S_FLAG_BSY SPI_SR_BSY
bogdanm 89:552587b429a1 265 /**
bogdanm 89:552587b429a1 266 * @}
bogdanm 89:552587b429a1 267 */
bogdanm 89:552587b429a1 268
bogdanm 89:552587b429a1 269 /**
bogdanm 89:552587b429a1 270 * @}
bogdanm 89:552587b429a1 271 */
Kojto 99:dbbf35b96557 272
bogdanm 89:552587b429a1 273 /* Exported macro ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 274 /** @defgroup I2S_Exported_Macros I2S Exported Macros
Kojto 99:dbbf35b96557 275 * @{
Kojto 99:dbbf35b96557 276 */
bogdanm 89:552587b429a1 277
bogdanm 89:552587b429a1 278 /** @brief Reset I2S handle state
bogdanm 89:552587b429a1 279 * @param __HANDLE__: specifies the I2S Handle.
bogdanm 89:552587b429a1 280 * @retval None
bogdanm 89:552587b429a1 281 */
bogdanm 89:552587b429a1 282 #define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET)
bogdanm 89:552587b429a1 283
bogdanm 89:552587b429a1 284 /** @brief Enable or disable the specified SPI peripheral (in I2S mode).
bogdanm 89:552587b429a1 285 * @param __HANDLE__: specifies the I2S Handle.
bogdanm 89:552587b429a1 286 * @retval None
bogdanm 89:552587b429a1 287 */
bogdanm 89:552587b429a1 288 #define __HAL_I2S_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->I2SCFGR |= SPI_I2SCFGR_I2SE)
bogdanm 89:552587b429a1 289 #define __HAL_I2S_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->I2SCFGR &= ~SPI_I2SCFGR_I2SE)
bogdanm 89:552587b429a1 290
bogdanm 89:552587b429a1 291 /** @brief Enable or disable the specified I2S interrupts.
bogdanm 89:552587b429a1 292 * @param __HANDLE__: specifies the I2S Handle.
bogdanm 89:552587b429a1 293 * @param __INTERRUPT__: specifies the interrupt source to enable or disable.
bogdanm 89:552587b429a1 294 * This parameter can be one of the following values:
bogdanm 89:552587b429a1 295 * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
bogdanm 89:552587b429a1 296 * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
bogdanm 89:552587b429a1 297 * @arg I2S_IT_ERR: Error interrupt enable
bogdanm 89:552587b429a1 298 * @retval None
bogdanm 89:552587b429a1 299 */
bogdanm 89:552587b429a1 300 #define __HAL_I2S_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR2 |= (__INTERRUPT__))
bogdanm 89:552587b429a1 301 #define __HAL_I2S_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR2 &= ~(__INTERRUPT__))
bogdanm 89:552587b429a1 302
bogdanm 89:552587b429a1 303 /** @brief Checks if the specified I2S interrupt source is enabled or disabled.
bogdanm 89:552587b429a1 304 * @param __HANDLE__: specifies the I2S Handle.
bogdanm 89:552587b429a1 305 * This parameter can be I2S where x: 1, 2, or 3 to select the I2S peripheral.
bogdanm 89:552587b429a1 306 * @param __INTERRUPT__: specifies the I2S interrupt source to check.
bogdanm 89:552587b429a1 307 * This parameter can be one of the following values:
bogdanm 89:552587b429a1 308 * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
bogdanm 89:552587b429a1 309 * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
bogdanm 89:552587b429a1 310 * @arg I2S_IT_ERR: Error interrupt enable
bogdanm 89:552587b429a1 311 * @retval The new state of __IT__ (TRUE or FALSE).
bogdanm 89:552587b429a1 312 */
bogdanm 89:552587b429a1 313 #define __HAL_I2S_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
bogdanm 89:552587b429a1 314
bogdanm 89:552587b429a1 315 /** @brief Checks whether the specified I2S flag is set or not.
bogdanm 89:552587b429a1 316 * @param __HANDLE__: specifies the I2S Handle.
bogdanm 89:552587b429a1 317 * @param __FLAG__: specifies the flag to check.
bogdanm 89:552587b429a1 318 * This parameter can be one of the following values:
bogdanm 89:552587b429a1 319 * @arg I2S_FLAG_RXNE: Receive buffer not empty flag
bogdanm 89:552587b429a1 320 * @arg I2S_FLAG_TXE: Transmit buffer empty flag
bogdanm 89:552587b429a1 321 * @arg I2S_FLAG_UDR: Underrun flag
bogdanm 89:552587b429a1 322 * @arg I2S_FLAG_OVR: Overrun flag
bogdanm 89:552587b429a1 323 * @arg I2S_FLAG_FRE: Frame error flag
bogdanm 89:552587b429a1 324 * @arg I2S_FLAG_CHSIDE: Channel Side flag
bogdanm 89:552587b429a1 325 * @arg I2S_FLAG_BSY: Busy flag
bogdanm 89:552587b429a1 326 * @retval The new state of __FLAG__ (TRUE or FALSE).
bogdanm 89:552587b429a1 327 */
bogdanm 89:552587b429a1 328 #define __HAL_I2S_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
bogdanm 89:552587b429a1 329
bogdanm 89:552587b429a1 330 /** @brief Clears the I2S OVR pending flag.
bogdanm 89:552587b429a1 331 * @param __HANDLE__: specifies the I2S Handle.
bogdanm 89:552587b429a1 332 * @retval None
bogdanm 89:552587b429a1 333 */
Kojto 99:dbbf35b96557 334 #define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) \
Kojto 99:dbbf35b96557 335 do{ \
Kojto 99:dbbf35b96557 336 __IO uint32_t tmpreg; \
Kojto 99:dbbf35b96557 337 tmpreg = (__HANDLE__)->Instance->DR; \
Kojto 99:dbbf35b96557 338 tmpreg = (__HANDLE__)->Instance->SR; \
Kojto 99:dbbf35b96557 339 UNUSED(tmpreg); \
Kojto 99:dbbf35b96557 340 } while(0)
Kojto 99:dbbf35b96557 341
bogdanm 89:552587b429a1 342 /** @brief Clears the I2S UDR pending flag.
bogdanm 89:552587b429a1 343 * @param __HANDLE__: specifies the I2S Handle.
bogdanm 89:552587b429a1 344 * @retval None
bogdanm 89:552587b429a1 345 */
Kojto 99:dbbf35b96557 346 #define __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__) \
Kojto 99:dbbf35b96557 347 do{ \
Kojto 99:dbbf35b96557 348 __IO uint32_t tmpreg; \
Kojto 99:dbbf35b96557 349 tmpreg = (__HANDLE__)->Instance->SR; \
Kojto 99:dbbf35b96557 350 UNUSED(tmpreg); \
Kojto 99:dbbf35b96557 351 } while(0)
Kojto 99:dbbf35b96557 352 /**
Kojto 99:dbbf35b96557 353 * @}
Kojto 99:dbbf35b96557 354 */
Kojto 99:dbbf35b96557 355
bogdanm 89:552587b429a1 356 /* Include I2S Extension module */
bogdanm 89:552587b429a1 357 #include "stm32f4xx_hal_i2s_ex.h"
bogdanm 89:552587b429a1 358
bogdanm 89:552587b429a1 359 /* Exported functions --------------------------------------------------------*/
Kojto 99:dbbf35b96557 360 /** @addtogroup I2S_Exported_Functions
Kojto 99:dbbf35b96557 361 * @{
Kojto 99:dbbf35b96557 362 */
bogdanm 89:552587b429a1 363
Kojto 99:dbbf35b96557 364 /** @addtogroup I2S_Exported_Functions_Group1
Kojto 99:dbbf35b96557 365 * @{
Kojto 99:dbbf35b96557 366 */
bogdanm 89:552587b429a1 367 /* Initialization/de-initialization functions **********************************/
bogdanm 89:552587b429a1 368 HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 369 HAL_StatusTypeDef HAL_I2S_DeInit (I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 370 void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 371 void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s);
Kojto 99:dbbf35b96557 372 /**
Kojto 99:dbbf35b96557 373 * @}
Kojto 99:dbbf35b96557 374 */
bogdanm 89:552587b429a1 375
Kojto 99:dbbf35b96557 376 /** @addtogroup I2S_Exported_Functions_Group2
Kojto 99:dbbf35b96557 377 * @{
Kojto 99:dbbf35b96557 378 */
bogdanm 89:552587b429a1 379 /* I/O operation functions *****************************************************/
Kojto 99:dbbf35b96557 380 /* Blocking mode: Polling */
bogdanm 89:552587b429a1 381 HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
bogdanm 89:552587b429a1 382 HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
bogdanm 89:552587b429a1 383
bogdanm 89:552587b429a1 384 /* Non-Blocking mode: Interrupt */
bogdanm 89:552587b429a1 385 HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
bogdanm 89:552587b429a1 386 HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
bogdanm 89:552587b429a1 387 void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 388
bogdanm 89:552587b429a1 389 /* Non-Blocking mode: DMA */
bogdanm 89:552587b429a1 390 HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
bogdanm 89:552587b429a1 391 HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
bogdanm 89:552587b429a1 392
bogdanm 89:552587b429a1 393 HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 394 HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 395 HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 396
bogdanm 89:552587b429a1 397 /* Peripheral Control and State functions **************************************/
bogdanm 89:552587b429a1 398 HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s);
Kojto 99:dbbf35b96557 399 uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 400
bogdanm 89:552587b429a1 401 /* Callbacks used in non blocking modes (Interrupt and DMA) *******************/
bogdanm 89:552587b429a1 402 void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 403 void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 404 void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 405 void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s);
bogdanm 89:552587b429a1 406 void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s);
Kojto 99:dbbf35b96557 407 /**
Kojto 99:dbbf35b96557 408 * @}
Kojto 99:dbbf35b96557 409 */
bogdanm 89:552587b429a1 410
Kojto 99:dbbf35b96557 411 /**
Kojto 99:dbbf35b96557 412 * @}
Kojto 99:dbbf35b96557 413 */
Kojto 99:dbbf35b96557 414
Kojto 99:dbbf35b96557 415 /* Private types -------------------------------------------------------------*/
Kojto 99:dbbf35b96557 416 /* Private variables ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 417 /* Private constants ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 418 /** @defgroup I2S_Private_Constants I2S Private Constants
Kojto 99:dbbf35b96557 419 * @{
Kojto 99:dbbf35b96557 420 */
Kojto 99:dbbf35b96557 421
Kojto 99:dbbf35b96557 422 /**
Kojto 99:dbbf35b96557 423 * @}
Kojto 99:dbbf35b96557 424 */
Kojto 99:dbbf35b96557 425
Kojto 99:dbbf35b96557 426 /* Private macros ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 427 /** @defgroup I2S_Private_Macros I2S Private Macros
Kojto 99:dbbf35b96557 428 * @{
Kojto 99:dbbf35b96557 429 */
Kojto 99:dbbf35b96557 430 #define IS_I2S_MODE(MODE) (((MODE) == I2S_MODE_SLAVE_TX) || \
Kojto 99:dbbf35b96557 431 ((MODE) == I2S_MODE_SLAVE_RX) || \
Kojto 99:dbbf35b96557 432 ((MODE) == I2S_MODE_MASTER_TX) || \
Kojto 99:dbbf35b96557 433 ((MODE) == I2S_MODE_MASTER_RX))
Kojto 99:dbbf35b96557 434
Kojto 99:dbbf35b96557 435 #define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_STANDARD_PHILIPS) || \
Kojto 99:dbbf35b96557 436 ((STANDARD) == I2S_STANDARD_MSB) || \
Kojto 99:dbbf35b96557 437 ((STANDARD) == I2S_STANDARD_LSB) || \
Kojto 99:dbbf35b96557 438 ((STANDARD) == I2S_STANDARD_PCM_SHORT) || \
Kojto 99:dbbf35b96557 439 ((STANDARD) == I2S_STANDARD_PCM_LONG))
Kojto 99:dbbf35b96557 440
Kojto 99:dbbf35b96557 441 #define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DATAFORMAT_16B) || \
Kojto 99:dbbf35b96557 442 ((FORMAT) == I2S_DATAFORMAT_16B_EXTENDED) || \
Kojto 99:dbbf35b96557 443 ((FORMAT) == I2S_DATAFORMAT_24B) || \
Kojto 99:dbbf35b96557 444 ((FORMAT) == I2S_DATAFORMAT_32B))
Kojto 99:dbbf35b96557 445
Kojto 99:dbbf35b96557 446 #define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOUTPUT_ENABLE) || \
Kojto 99:dbbf35b96557 447 ((OUTPUT) == I2S_MCLKOUTPUT_DISABLE))
Kojto 99:dbbf35b96557 448
Kojto 99:dbbf35b96557 449 #define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AUDIOFREQ_8K) && \
Kojto 99:dbbf35b96557 450 ((FREQ) <= I2S_AUDIOFREQ_192K)) || \
Kojto 99:dbbf35b96557 451 ((FREQ) == I2S_AUDIOFREQ_DEFAULT))
Kojto 99:dbbf35b96557 452
Kojto 99:dbbf35b96557 453 #define IS_I2S_FULLDUPLEX_MODE(MODE) (((MODE) == I2S_FULLDUPLEXMODE_DISABLE) || \
Kojto 99:dbbf35b96557 454 ((MODE) == I2S_FULLDUPLEXMODE_ENABLE))
Kojto 99:dbbf35b96557 455
Kojto 99:dbbf35b96557 456 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \
Kojto 99:dbbf35b96557 457 ((CPOL) == I2S_CPOL_HIGH))
Kojto 110:165afa46840b 458
Kojto 99:dbbf35b96557 459 /**
Kojto 99:dbbf35b96557 460 * @}
Kojto 99:dbbf35b96557 461 */
Kojto 99:dbbf35b96557 462
Kojto 99:dbbf35b96557 463 /* Private functions ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 464 /** @defgroup I2S_Private_Functions I2S Private Functions
Kojto 99:dbbf35b96557 465 * @{
Kojto 99:dbbf35b96557 466 */
bogdanm 89:552587b429a1 467 void I2S_DMATxCplt(DMA_HandleTypeDef *hdma);
bogdanm 89:552587b429a1 468 void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma);
bogdanm 89:552587b429a1 469 void I2S_DMARxCplt(DMA_HandleTypeDef *hdma);
bogdanm 89:552587b429a1 470 void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma);
bogdanm 89:552587b429a1 471 void I2S_DMAError(DMA_HandleTypeDef *hdma);
bogdanm 89:552587b429a1 472 HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, uint32_t Status, uint32_t Timeout);
Kojto 99:dbbf35b96557 473 HAL_StatusTypeDef I2S_Transmit_IT(I2S_HandleTypeDef *hi2s);
Kojto 99:dbbf35b96557 474 HAL_StatusTypeDef I2S_Receive_IT(I2S_HandleTypeDef *hi2s);
Kojto 99:dbbf35b96557 475 /**
Kojto 99:dbbf35b96557 476 * @}
Kojto 99:dbbf35b96557 477 */
bogdanm 89:552587b429a1 478
bogdanm 89:552587b429a1 479 /**
bogdanm 89:552587b429a1 480 * @}
bogdanm 89:552587b429a1 481 */
bogdanm 89:552587b429a1 482
bogdanm 89:552587b429a1 483 /**
bogdanm 89:552587b429a1 484 * @}
Kojto 99:dbbf35b96557 485 */
bogdanm 89:552587b429a1 486
bogdanm 89:552587b429a1 487 #ifdef __cplusplus
bogdanm 89:552587b429a1 488 }
bogdanm 89:552587b429a1 489 #endif
bogdanm 89:552587b429a1 490
bogdanm 89:552587b429a1 491
bogdanm 89:552587b429a1 492 #endif /* __STM32F4xx_HAL_I2S_H */
bogdanm 89:552587b429a1 493
bogdanm 89:552587b429a1 494 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/