Elijah Orr / mbed-renbed

Fork of the official mbed C/C SDK provides the software platform and libraries to build your applications for RenBED.

Dependents:   1-RenBuggyTimed RenBED_RGB RenBED_RGB_PWM RenBED_RGB

Fork of mbed by mbed official

TARGET_NUCLEO_F411RE/stm32f4xx_ll_sdmmc.h@99:dbbf35b96557, 2015-05-13 (annotated)

Committer:
Kojto
Date:
Wed May 13 08:08:21 2015 +0200
Revision:
99:dbbf35b96557
Parent:
86:04dd9b1680ae
Child:
106:ba1f97679dad
Release 99 of the mbed library



Changes:

 - new targets - MAXWSNENV, DISCO_L053C8

 - STM32F4xx - ST Cube driver

 - KSDK mcu - SPI timing fix

 - Nordic - update to softdevice s130

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 86:04dd9b1680ae 1 /**
bogdanm 86:04dd9b1680ae 2 ******************************************************************************
bogdanm 86:04dd9b1680ae 3 * @file stm32f4xx_ll_sdmmc.h
bogdanm 86:04dd9b1680ae 4 * @author MCD Application Team
Kojto 99:dbbf35b96557 5 * @version V1.3.0
Kojto 99:dbbf35b96557 6 * @date 09-March-2015
bogdanm 86:04dd9b1680ae 7 * @brief Header file of SDMMC HAL module.
bogdanm 86:04dd9b1680ae 8 ******************************************************************************
bogdanm 86:04dd9b1680ae 9 * @attention
bogdanm 86:04dd9b1680ae 10 *
Kojto 99:dbbf35b96557 11 * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
bogdanm 86:04dd9b1680ae 12 *
bogdanm 86:04dd9b1680ae 13 * Redistribution and use in source and binary forms, with or without modification,
bogdanm 86:04dd9b1680ae 14 * are permitted provided that the following conditions are met:
bogdanm 86:04dd9b1680ae 15 * 1. Redistributions of source code must retain the above copyright notice,
bogdanm 86:04dd9b1680ae 16 * this list of conditions and the following disclaimer.
bogdanm 86:04dd9b1680ae 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
bogdanm 86:04dd9b1680ae 18 * this list of conditions and the following disclaimer in the documentation
bogdanm 86:04dd9b1680ae 19 * and/or other materials provided with the distribution.
bogdanm 86:04dd9b1680ae 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
bogdanm 86:04dd9b1680ae 21 * may be used to endorse or promote products derived from this software
bogdanm 86:04dd9b1680ae 22 * without specific prior written permission.
bogdanm 86:04dd9b1680ae 23 *
bogdanm 86:04dd9b1680ae 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 86:04dd9b1680ae 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 86:04dd9b1680ae 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm 86:04dd9b1680ae 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
bogdanm 86:04dd9b1680ae 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
bogdanm 86:04dd9b1680ae 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
bogdanm 86:04dd9b1680ae 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
bogdanm 86:04dd9b1680ae 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
bogdanm 86:04dd9b1680ae 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
bogdanm 86:04dd9b1680ae 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm 86:04dd9b1680ae 34 *
bogdanm 86:04dd9b1680ae 35 ******************************************************************************
bogdanm 86:04dd9b1680ae 36 */
bogdanm 86:04dd9b1680ae 37
bogdanm 86:04dd9b1680ae 38 /* Define to prevent recursive inclusion -------------------------------------*/
bogdanm 86:04dd9b1680ae 39 #ifndef __STM32F4xx_LL_SDMMC_H
bogdanm 86:04dd9b1680ae 40 #define __STM32F4xx_LL_SDMMC_H
bogdanm 86:04dd9b1680ae 41
bogdanm 86:04dd9b1680ae 42 #ifdef __cplusplus
bogdanm 86:04dd9b1680ae 43 extern "C" {
bogdanm 86:04dd9b1680ae 44 #endif
bogdanm 86:04dd9b1680ae 45
bogdanm 86:04dd9b1680ae 46 /* Includes ------------------------------------------------------------------*/
bogdanm 86:04dd9b1680ae 47 #include "stm32f4xx_hal_def.h"
bogdanm 86:04dd9b1680ae 48
bogdanm 86:04dd9b1680ae 49 /** @addtogroup STM32F4xx_Driver
bogdanm 86:04dd9b1680ae 50 * @{
bogdanm 86:04dd9b1680ae 51 */
bogdanm 86:04dd9b1680ae 52
Kojto 99:dbbf35b96557 53 /** @addtogroup SDMMC_LL
bogdanm 86:04dd9b1680ae 54 * @{
bogdanm 86:04dd9b1680ae 55 */
bogdanm 86:04dd9b1680ae 56
bogdanm 86:04dd9b1680ae 57 /* Exported types ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 58 /** @defgroup SDMMC_LL_Exported_Types SDMMC_LL Exported Types
bogdanm 86:04dd9b1680ae 59 * @{
bogdanm 86:04dd9b1680ae 60 */
bogdanm 86:04dd9b1680ae 61
bogdanm 86:04dd9b1680ae 62 /**
bogdanm 86:04dd9b1680ae 63 * @brief SDMMC Configuration Structure definition
bogdanm 86:04dd9b1680ae 64 */
bogdanm 86:04dd9b1680ae 65 typedef struct
bogdanm 86:04dd9b1680ae 66 {
bogdanm 86:04dd9b1680ae 67 uint32_t ClockEdge; /*!< Specifies the clock transition on which the bit capture is made.
bogdanm 86:04dd9b1680ae 68 This parameter can be a value of @ref SDIO_Clock_Edge */
bogdanm 86:04dd9b1680ae 69
bogdanm 86:04dd9b1680ae 70 uint32_t ClockBypass; /*!< Specifies whether the SDIO Clock divider bypass is
bogdanm 86:04dd9b1680ae 71 enabled or disabled.
bogdanm 86:04dd9b1680ae 72 This parameter can be a value of @ref SDIO_Clock_Bypass */
bogdanm 86:04dd9b1680ae 73
bogdanm 86:04dd9b1680ae 74 uint32_t ClockPowerSave; /*!< Specifies whether SDIO Clock output is enabled or
bogdanm 86:04dd9b1680ae 75 disabled when the bus is idle.
bogdanm 86:04dd9b1680ae 76 This parameter can be a value of @ref SDIO_Clock_Power_Save */
bogdanm 86:04dd9b1680ae 77
bogdanm 86:04dd9b1680ae 78 uint32_t BusWide; /*!< Specifies the SDIO bus width.
bogdanm 86:04dd9b1680ae 79 This parameter can be a value of @ref SDIO_Bus_Wide */
bogdanm 86:04dd9b1680ae 80
bogdanm 86:04dd9b1680ae 81 uint32_t HardwareFlowControl; /*!< Specifies whether the SDIO hardware flow control is enabled or disabled.
bogdanm 86:04dd9b1680ae 82 This parameter can be a value of @ref SDIO_Hardware_Flow_Control */
bogdanm 86:04dd9b1680ae 83
bogdanm 86:04dd9b1680ae 84 uint32_t ClockDiv; /*!< Specifies the clock frequency of the SDIO controller.
bogdanm 86:04dd9b1680ae 85 This parameter can be a value between Min_Data = 0 and Max_Data = 255 */
bogdanm 86:04dd9b1680ae 86
bogdanm 86:04dd9b1680ae 87 }SDIO_InitTypeDef;
bogdanm 86:04dd9b1680ae 88
bogdanm 86:04dd9b1680ae 89
bogdanm 86:04dd9b1680ae 90 /**
bogdanm 86:04dd9b1680ae 91 * @brief SDIO Command Control structure
bogdanm 86:04dd9b1680ae 92 */
bogdanm 86:04dd9b1680ae 93 typedef struct
bogdanm 86:04dd9b1680ae 94 {
bogdanm 86:04dd9b1680ae 95 uint32_t Argument; /*!< Specifies the SDIO command argument which is sent
bogdanm 86:04dd9b1680ae 96 to a card as part of a command message. If a command
bogdanm 86:04dd9b1680ae 97 contains an argument, it must be loaded into this register
bogdanm 86:04dd9b1680ae 98 before writing the command to the command register. */
bogdanm 86:04dd9b1680ae 99
bogdanm 86:04dd9b1680ae 100 uint32_t CmdIndex; /*!< Specifies the SDIO command index. It must be Min_Data = 0 and
bogdanm 86:04dd9b1680ae 101 Max_Data = 64 */
bogdanm 86:04dd9b1680ae 102
bogdanm 86:04dd9b1680ae 103 uint32_t Response; /*!< Specifies the SDIO response type.
bogdanm 86:04dd9b1680ae 104 This parameter can be a value of @ref SDIO_Response_Type */
bogdanm 86:04dd9b1680ae 105
bogdanm 86:04dd9b1680ae 106 uint32_t WaitForInterrupt; /*!< Specifies whether SDIO wait for interrupt request is
bogdanm 86:04dd9b1680ae 107 enabled or disabled.
bogdanm 86:04dd9b1680ae 108 This parameter can be a value of @ref SDIO_Wait_Interrupt_State */
bogdanm 86:04dd9b1680ae 109
bogdanm 86:04dd9b1680ae 110 uint32_t CPSM; /*!< Specifies whether SDIO Command path state machine (CPSM)
bogdanm 86:04dd9b1680ae 111 is enabled or disabled.
bogdanm 86:04dd9b1680ae 112 This parameter can be a value of @ref SDIO_CPSM_State */
bogdanm 86:04dd9b1680ae 113 }SDIO_CmdInitTypeDef;
bogdanm 86:04dd9b1680ae 114
bogdanm 86:04dd9b1680ae 115
bogdanm 86:04dd9b1680ae 116 /**
bogdanm 86:04dd9b1680ae 117 * @brief SDIO Data Control structure
bogdanm 86:04dd9b1680ae 118 */
bogdanm 86:04dd9b1680ae 119 typedef struct
bogdanm 86:04dd9b1680ae 120 {
bogdanm 86:04dd9b1680ae 121 uint32_t DataTimeOut; /*!< Specifies the data timeout period in card bus clock periods. */
bogdanm 86:04dd9b1680ae 122
bogdanm 86:04dd9b1680ae 123 uint32_t DataLength; /*!< Specifies the number of data bytes to be transferred. */
bogdanm 86:04dd9b1680ae 124
bogdanm 86:04dd9b1680ae 125 uint32_t DataBlockSize; /*!< Specifies the data block size for block transfer.
bogdanm 86:04dd9b1680ae 126 This parameter can be a value of @ref SDIO_Data_Block_Size */
bogdanm 86:04dd9b1680ae 127
bogdanm 86:04dd9b1680ae 128 uint32_t TransferDir; /*!< Specifies the data transfer direction, whether the transfer
bogdanm 86:04dd9b1680ae 129 is a read or write.
bogdanm 86:04dd9b1680ae 130 This parameter can be a value of @ref SDIO_Transfer_Direction */
bogdanm 86:04dd9b1680ae 131
bogdanm 86:04dd9b1680ae 132 uint32_t TransferMode; /*!< Specifies whether data transfer is in stream or block mode.
bogdanm 86:04dd9b1680ae 133 This parameter can be a value of @ref SDIO_Transfer_Type */
bogdanm 86:04dd9b1680ae 134
bogdanm 86:04dd9b1680ae 135 uint32_t DPSM; /*!< Specifies whether SDIO Data path state machine (DPSM)
bogdanm 86:04dd9b1680ae 136 is enabled or disabled.
bogdanm 86:04dd9b1680ae 137 This parameter can be a value of @ref SDIO_DPSM_State */
bogdanm 86:04dd9b1680ae 138 }SDIO_DataInitTypeDef;
bogdanm 86:04dd9b1680ae 139
bogdanm 86:04dd9b1680ae 140 /**
bogdanm 86:04dd9b1680ae 141 * @}
bogdanm 86:04dd9b1680ae 142 */
bogdanm 86:04dd9b1680ae 143
bogdanm 86:04dd9b1680ae 144 /* Exported constants --------------------------------------------------------*/
Kojto 99:dbbf35b96557 145 /** @defgroup SDMMC_LL_Exported_Constants SDMMC_LL Exported Constants
bogdanm 86:04dd9b1680ae 146 * @{
bogdanm 86:04dd9b1680ae 147 */
bogdanm 86:04dd9b1680ae 148
Kojto 99:dbbf35b96557 149 /** @defgroup SDIO_Clock_Edge Clock Edge
bogdanm 86:04dd9b1680ae 150 * @{
bogdanm 86:04dd9b1680ae 151 */
bogdanm 86:04dd9b1680ae 152 #define SDIO_CLOCK_EDGE_RISING ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 153 #define SDIO_CLOCK_EDGE_FALLING SDIO_CLKCR_NEGEDGE
bogdanm 86:04dd9b1680ae 154
bogdanm 86:04dd9b1680ae 155 #define IS_SDIO_CLOCK_EDGE(EDGE) (((EDGE) == SDIO_CLOCK_EDGE_RISING) || \
bogdanm 86:04dd9b1680ae 156 ((EDGE) == SDIO_CLOCK_EDGE_FALLING))
bogdanm 86:04dd9b1680ae 157 /**
bogdanm 86:04dd9b1680ae 158 * @}
bogdanm 86:04dd9b1680ae 159 */
bogdanm 86:04dd9b1680ae 160
Kojto 99:dbbf35b96557 161 /** @defgroup SDIO_Clock_Bypass Clock Bypass
bogdanm 86:04dd9b1680ae 162 * @{
bogdanm 86:04dd9b1680ae 163 */
bogdanm 86:04dd9b1680ae 164 #define SDIO_CLOCK_BYPASS_DISABLE ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 165 #define SDIO_CLOCK_BYPASS_ENABLE SDIO_CLKCR_BYPASS
bogdanm 86:04dd9b1680ae 166
bogdanm 86:04dd9b1680ae 167 #define IS_SDIO_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDIO_CLOCK_BYPASS_DISABLE) || \
bogdanm 86:04dd9b1680ae 168 ((BYPASS) == SDIO_CLOCK_BYPASS_ENABLE))
bogdanm 86:04dd9b1680ae 169 /**
bogdanm 86:04dd9b1680ae 170 * @}
bogdanm 86:04dd9b1680ae 171 */
bogdanm 86:04dd9b1680ae 172
Kojto 99:dbbf35b96557 173 /** @defgroup SDIO_Clock_Power_Save Clock Power Saving
bogdanm 86:04dd9b1680ae 174 * @{
bogdanm 86:04dd9b1680ae 175 */
bogdanm 86:04dd9b1680ae 176 #define SDIO_CLOCK_POWER_SAVE_DISABLE ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 177 #define SDIO_CLOCK_POWER_SAVE_ENABLE SDIO_CLKCR_PWRSAV
bogdanm 86:04dd9b1680ae 178
bogdanm 86:04dd9b1680ae 179 #define IS_SDIO_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDIO_CLOCK_POWER_SAVE_DISABLE) || \
bogdanm 86:04dd9b1680ae 180 ((SAVE) == SDIO_CLOCK_POWER_SAVE_ENABLE))
bogdanm 86:04dd9b1680ae 181 /**
bogdanm 86:04dd9b1680ae 182 * @}
bogdanm 86:04dd9b1680ae 183 */
bogdanm 86:04dd9b1680ae 184
Kojto 99:dbbf35b96557 185 /** @defgroup SDIO_Bus_Wide Bus Width
bogdanm 86:04dd9b1680ae 186 * @{
bogdanm 86:04dd9b1680ae 187 */
bogdanm 86:04dd9b1680ae 188 #define SDIO_BUS_WIDE_1B ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 189 #define SDIO_BUS_WIDE_4B SDIO_CLKCR_WIDBUS_0
bogdanm 86:04dd9b1680ae 190 #define SDIO_BUS_WIDE_8B SDIO_CLKCR_WIDBUS_1
bogdanm 86:04dd9b1680ae 191
bogdanm 86:04dd9b1680ae 192 #define IS_SDIO_BUS_WIDE(WIDE) (((WIDE) == SDIO_BUS_WIDE_1B) || \
bogdanm 86:04dd9b1680ae 193 ((WIDE) == SDIO_BUS_WIDE_4B) || \
bogdanm 86:04dd9b1680ae 194 ((WIDE) == SDIO_BUS_WIDE_8B))
bogdanm 86:04dd9b1680ae 195 /**
bogdanm 86:04dd9b1680ae 196 * @}
bogdanm 86:04dd9b1680ae 197 */
bogdanm 86:04dd9b1680ae 198
Kojto 99:dbbf35b96557 199 /** @defgroup SDIO_Hardware_Flow_Control Hardware Flow Control
bogdanm 86:04dd9b1680ae 200 * @{
bogdanm 86:04dd9b1680ae 201 */
bogdanm 86:04dd9b1680ae 202 #define SDIO_HARDWARE_FLOW_CONTROL_DISABLE ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 203 #define SDIO_HARDWARE_FLOW_CONTROL_ENABLE SDIO_CLKCR_HWFC_EN
bogdanm 86:04dd9b1680ae 204
bogdanm 86:04dd9b1680ae 205 #define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HARDWARE_FLOW_CONTROL_DISABLE) || \
bogdanm 86:04dd9b1680ae 206 ((CONTROL) == SDIO_HARDWARE_FLOW_CONTROL_ENABLE))
bogdanm 86:04dd9b1680ae 207 /**
bogdanm 86:04dd9b1680ae 208 * @}
bogdanm 86:04dd9b1680ae 209 */
bogdanm 86:04dd9b1680ae 210
Kojto 99:dbbf35b96557 211 /** @defgroup SDIO_Clock_Division Clock Division
bogdanm 86:04dd9b1680ae 212 * @{
bogdanm 86:04dd9b1680ae 213 */
bogdanm 86:04dd9b1680ae 214 #define IS_SDIO_CLKDIV(DIV) ((DIV) <= 0xFF)
bogdanm 86:04dd9b1680ae 215 /**
bogdanm 86:04dd9b1680ae 216 * @}
bogdanm 86:04dd9b1680ae 217 */
bogdanm 86:04dd9b1680ae 218
Kojto 99:dbbf35b96557 219 /** @defgroup SDIO_Command_Index Command Index
bogdanm 86:04dd9b1680ae 220 * @{
bogdanm 86:04dd9b1680ae 221 */
bogdanm 86:04dd9b1680ae 222 #define IS_SDIO_CMD_INDEX(INDEX) ((INDEX) < 0x40)
bogdanm 86:04dd9b1680ae 223 /**
bogdanm 86:04dd9b1680ae 224 * @}
bogdanm 86:04dd9b1680ae 225 */
bogdanm 86:04dd9b1680ae 226
Kojto 99:dbbf35b96557 227 /** @defgroup SDIO_Response_Type Response Type
bogdanm 86:04dd9b1680ae 228 * @{
bogdanm 86:04dd9b1680ae 229 */
bogdanm 86:04dd9b1680ae 230 #define SDIO_RESPONSE_NO ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 231 #define SDIO_RESPONSE_SHORT SDIO_CMD_WAITRESP_0
bogdanm 86:04dd9b1680ae 232 #define SDIO_RESPONSE_LONG SDIO_CMD_WAITRESP
bogdanm 86:04dd9b1680ae 233
bogdanm 86:04dd9b1680ae 234 #define IS_SDIO_RESPONSE(RESPONSE) (((RESPONSE) == SDIO_RESPONSE_NO) || \
bogdanm 86:04dd9b1680ae 235 ((RESPONSE) == SDIO_RESPONSE_SHORT) || \
bogdanm 86:04dd9b1680ae 236 ((RESPONSE) == SDIO_RESPONSE_LONG))
bogdanm 86:04dd9b1680ae 237 /**
bogdanm 86:04dd9b1680ae 238 * @}
bogdanm 86:04dd9b1680ae 239 */
bogdanm 86:04dd9b1680ae 240
Kojto 99:dbbf35b96557 241 /** @defgroup SDIO_Wait_Interrupt_State Wait Interrupt
bogdanm 86:04dd9b1680ae 242 * @{
bogdanm 86:04dd9b1680ae 243 */
bogdanm 86:04dd9b1680ae 244 #define SDIO_WAIT_NO ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 245 #define SDIO_WAIT_IT SDIO_CMD_WAITINT
bogdanm 86:04dd9b1680ae 246 #define SDIO_WAIT_PEND SDIO_CMD_WAITPEND
bogdanm 86:04dd9b1680ae 247
bogdanm 86:04dd9b1680ae 248 #define IS_SDIO_WAIT(WAIT) (((WAIT) == SDIO_WAIT_NO) || \
bogdanm 86:04dd9b1680ae 249 ((WAIT) == SDIO_WAIT_IT) || \
bogdanm 86:04dd9b1680ae 250 ((WAIT) == SDIO_WAIT_PEND))
bogdanm 86:04dd9b1680ae 251 /**
bogdanm 86:04dd9b1680ae 252 * @}
bogdanm 86:04dd9b1680ae 253 */
bogdanm 86:04dd9b1680ae 254
Kojto 99:dbbf35b96557 255 /** @defgroup SDIO_CPSM_State CPSM State
bogdanm 86:04dd9b1680ae 256 * @{
bogdanm 86:04dd9b1680ae 257 */
bogdanm 86:04dd9b1680ae 258 #define SDIO_CPSM_DISABLE ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 259 #define SDIO_CPSM_ENABLE SDIO_CMD_CPSMEN
bogdanm 86:04dd9b1680ae 260
bogdanm 86:04dd9b1680ae 261 #define IS_SDIO_CPSM(CPSM) (((CPSM) == SDIO_CPSM_DISABLE) || \
bogdanm 86:04dd9b1680ae 262 ((CPSM) == SDIO_CPSM_ENABLE))
bogdanm 86:04dd9b1680ae 263 /**
bogdanm 86:04dd9b1680ae 264 * @}
bogdanm 86:04dd9b1680ae 265 */
bogdanm 86:04dd9b1680ae 266
Kojto 99:dbbf35b96557 267 /** @defgroup SDIO_Response_Registers Response Register
bogdanm 86:04dd9b1680ae 268 * @{
bogdanm 86:04dd9b1680ae 269 */
bogdanm 86:04dd9b1680ae 270 #define SDIO_RESP1 ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 271 #define SDIO_RESP2 ((uint32_t)0x00000004)
bogdanm 86:04dd9b1680ae 272 #define SDIO_RESP3 ((uint32_t)0x00000008)
bogdanm 86:04dd9b1680ae 273 #define SDIO_RESP4 ((uint32_t)0x0000000C)
bogdanm 86:04dd9b1680ae 274
bogdanm 86:04dd9b1680ae 275 #define IS_SDIO_RESP(RESP) (((RESP) == SDIO_RESP1) || \
bogdanm 86:04dd9b1680ae 276 ((RESP) == SDIO_RESP2) || \
bogdanm 86:04dd9b1680ae 277 ((RESP) == SDIO_RESP3) || \
bogdanm 86:04dd9b1680ae 278 ((RESP) == SDIO_RESP4))
bogdanm 86:04dd9b1680ae 279 /**
bogdanm 86:04dd9b1680ae 280 * @}
bogdanm 86:04dd9b1680ae 281 */
bogdanm 86:04dd9b1680ae 282
Kojto 99:dbbf35b96557 283 /** @defgroup SDIO_Data_Length Data Lenght
bogdanm 86:04dd9b1680ae 284 * @{
bogdanm 86:04dd9b1680ae 285 */
bogdanm 86:04dd9b1680ae 286 #define IS_SDIO_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFF)
bogdanm 86:04dd9b1680ae 287 /**
bogdanm 86:04dd9b1680ae 288 * @}
bogdanm 86:04dd9b1680ae 289 */
bogdanm 86:04dd9b1680ae 290
Kojto 99:dbbf35b96557 291 /** @defgroup SDIO_Data_Block_Size Data Block Size
bogdanm 86:04dd9b1680ae 292 * @{
bogdanm 86:04dd9b1680ae 293 */
bogdanm 86:04dd9b1680ae 294 #define SDIO_DATABLOCK_SIZE_1B ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 295 #define SDIO_DATABLOCK_SIZE_2B SDIO_DCTRL_DBLOCKSIZE_0
bogdanm 86:04dd9b1680ae 296 #define SDIO_DATABLOCK_SIZE_4B SDIO_DCTRL_DBLOCKSIZE_1
bogdanm 86:04dd9b1680ae 297 #define SDIO_DATABLOCK_SIZE_8B ((uint32_t)0x00000030)
bogdanm 86:04dd9b1680ae 298 #define SDIO_DATABLOCK_SIZE_16B SDIO_DCTRL_DBLOCKSIZE_2
bogdanm 86:04dd9b1680ae 299 #define SDIO_DATABLOCK_SIZE_32B ((uint32_t)0x00000050)
bogdanm 86:04dd9b1680ae 300 #define SDIO_DATABLOCK_SIZE_64B ((uint32_t)0x00000060)
bogdanm 86:04dd9b1680ae 301 #define SDIO_DATABLOCK_SIZE_128B ((uint32_t)0x00000070)
bogdanm 86:04dd9b1680ae 302 #define SDIO_DATABLOCK_SIZE_256B SDIO_DCTRL_DBLOCKSIZE_3
bogdanm 86:04dd9b1680ae 303 #define SDIO_DATABLOCK_SIZE_512B ((uint32_t)0x00000090)
bogdanm 86:04dd9b1680ae 304 #define SDIO_DATABLOCK_SIZE_1024B ((uint32_t)0x000000A0)
bogdanm 86:04dd9b1680ae 305 #define SDIO_DATABLOCK_SIZE_2048B ((uint32_t)0x000000B0)
bogdanm 86:04dd9b1680ae 306 #define SDIO_DATABLOCK_SIZE_4096B ((uint32_t)0x000000C0)
bogdanm 86:04dd9b1680ae 307 #define SDIO_DATABLOCK_SIZE_8192B ((uint32_t)0x000000D0)
bogdanm 86:04dd9b1680ae 308 #define SDIO_DATABLOCK_SIZE_16384B ((uint32_t)0x000000E0)
bogdanm 86:04dd9b1680ae 309
bogdanm 86:04dd9b1680ae 310 #define IS_SDIO_BLOCK_SIZE(SIZE) (((SIZE) == SDIO_DATABLOCK_SIZE_1B) || \
bogdanm 86:04dd9b1680ae 311 ((SIZE) == SDIO_DATABLOCK_SIZE_2B) || \
bogdanm 86:04dd9b1680ae 312 ((SIZE) == SDIO_DATABLOCK_SIZE_4B) || \
bogdanm 86:04dd9b1680ae 313 ((SIZE) == SDIO_DATABLOCK_SIZE_8B) || \
bogdanm 86:04dd9b1680ae 314 ((SIZE) == SDIO_DATABLOCK_SIZE_16B) || \
bogdanm 86:04dd9b1680ae 315 ((SIZE) == SDIO_DATABLOCK_SIZE_32B) || \
bogdanm 86:04dd9b1680ae 316 ((SIZE) == SDIO_DATABLOCK_SIZE_64B) || \
bogdanm 86:04dd9b1680ae 317 ((SIZE) == SDIO_DATABLOCK_SIZE_128B) || \
bogdanm 86:04dd9b1680ae 318 ((SIZE) == SDIO_DATABLOCK_SIZE_256B) || \
bogdanm 86:04dd9b1680ae 319 ((SIZE) == SDIO_DATABLOCK_SIZE_512B) || \
bogdanm 86:04dd9b1680ae 320 ((SIZE) == SDIO_DATABLOCK_SIZE_1024B) || \
bogdanm 86:04dd9b1680ae 321 ((SIZE) == SDIO_DATABLOCK_SIZE_2048B) || \
bogdanm 86:04dd9b1680ae 322 ((SIZE) == SDIO_DATABLOCK_SIZE_4096B) || \
bogdanm 86:04dd9b1680ae 323 ((SIZE) == SDIO_DATABLOCK_SIZE_8192B) || \
bogdanm 86:04dd9b1680ae 324 ((SIZE) == SDIO_DATABLOCK_SIZE_16384B))
bogdanm 86:04dd9b1680ae 325 /**
bogdanm 86:04dd9b1680ae 326 * @}
bogdanm 86:04dd9b1680ae 327 */
bogdanm 86:04dd9b1680ae 328
Kojto 99:dbbf35b96557 329 /** @defgroup SDIO_Transfer_Direction Transfer Direction
bogdanm 86:04dd9b1680ae 330 * @{
bogdanm 86:04dd9b1680ae 331 */
bogdanm 86:04dd9b1680ae 332 #define SDIO_TRANSFER_DIR_TO_CARD ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 333 #define SDIO_TRANSFER_DIR_TO_SDIO SDIO_DCTRL_DTDIR
bogdanm 86:04dd9b1680ae 334
bogdanm 86:04dd9b1680ae 335 #define IS_SDIO_TRANSFER_DIR(DIR) (((DIR) == SDIO_TRANSFER_DIR_TO_CARD) || \
bogdanm 86:04dd9b1680ae 336 ((DIR) == SDIO_TRANSFER_DIR_TO_SDIO))
bogdanm 86:04dd9b1680ae 337 /**
bogdanm 86:04dd9b1680ae 338 * @}
bogdanm 86:04dd9b1680ae 339 */
bogdanm 86:04dd9b1680ae 340
Kojto 99:dbbf35b96557 341 /** @defgroup SDIO_Transfer_Type Transfer Type
bogdanm 86:04dd9b1680ae 342 * @{
bogdanm 86:04dd9b1680ae 343 */
bogdanm 86:04dd9b1680ae 344 #define SDIO_TRANSFER_MODE_BLOCK ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 345 #define SDIO_TRANSFER_MODE_STREAM SDIO_DCTRL_DTMODE
bogdanm 86:04dd9b1680ae 346
bogdanm 86:04dd9b1680ae 347 #define IS_SDIO_TRANSFER_MODE(MODE) (((MODE) == SDIO_TRANSFER_MODE_BLOCK) || \
bogdanm 86:04dd9b1680ae 348 ((MODE) == SDIO_TRANSFER_MODE_STREAM))
bogdanm 86:04dd9b1680ae 349 /**
bogdanm 86:04dd9b1680ae 350 * @}
bogdanm 86:04dd9b1680ae 351 */
bogdanm 86:04dd9b1680ae 352
Kojto 99:dbbf35b96557 353 /** @defgroup SDIO_DPSM_State DPSM State
bogdanm 86:04dd9b1680ae 354 * @{
bogdanm 86:04dd9b1680ae 355 */
bogdanm 86:04dd9b1680ae 356 #define SDIO_DPSM_DISABLE ((uint32_t)0x00000000)
bogdanm 86:04dd9b1680ae 357 #define SDIO_DPSM_ENABLE SDIO_DCTRL_DTEN
bogdanm 86:04dd9b1680ae 358
bogdanm 86:04dd9b1680ae 359 #define IS_SDIO_DPSM(DPSM) (((DPSM) == SDIO_DPSM_DISABLE) ||\
bogdanm 86:04dd9b1680ae 360 ((DPSM) == SDIO_DPSM_ENABLE))
bogdanm 86:04dd9b1680ae 361 /**
bogdanm 86:04dd9b1680ae 362 * @}
bogdanm 86:04dd9b1680ae 363 */
bogdanm 86:04dd9b1680ae 364
Kojto 99:dbbf35b96557 365 /** @defgroup SDIO_Read_Wait_Mode Read Wait Mode
bogdanm 86:04dd9b1680ae 366 * @{
bogdanm 86:04dd9b1680ae 367 */
Kojto 99:dbbf35b96557 368 #define SDIO_READ_WAIT_MODE_DATA2 ((uint32_t)0x00000000)
Kojto 99:dbbf35b96557 369 #define SDIO_READ_WAIT_MODE_CLK ((uint32_t)0x00000001)
bogdanm 86:04dd9b1680ae 370
bogdanm 86:04dd9b1680ae 371 #define IS_SDIO_READWAIT_MODE(MODE) (((MODE) == SDIO_READ_WAIT_MODE_CLK) || \
bogdanm 86:04dd9b1680ae 372 ((MODE) == SDIO_READ_WAIT_MODE_DATA2))
bogdanm 86:04dd9b1680ae 373 /**
bogdanm 86:04dd9b1680ae 374 * @}
bogdanm 86:04dd9b1680ae 375 */
bogdanm 86:04dd9b1680ae 376
Kojto 99:dbbf35b96557 377 /** @defgroup SDIO_Interrupt_sources Interrupt Sources
bogdanm 86:04dd9b1680ae 378 * @{
bogdanm 86:04dd9b1680ae 379 */
bogdanm 86:04dd9b1680ae 380 #define SDIO_IT_CCRCFAIL SDIO_STA_CCRCFAIL
bogdanm 86:04dd9b1680ae 381 #define SDIO_IT_DCRCFAIL SDIO_STA_DCRCFAIL
bogdanm 86:04dd9b1680ae 382 #define SDIO_IT_CTIMEOUT SDIO_STA_CTIMEOUT
bogdanm 86:04dd9b1680ae 383 #define SDIO_IT_DTIMEOUT SDIO_STA_DTIMEOUT
bogdanm 86:04dd9b1680ae 384 #define SDIO_IT_TXUNDERR SDIO_STA_TXUNDERR
bogdanm 86:04dd9b1680ae 385 #define SDIO_IT_RXOVERR SDIO_STA_RXOVERR
bogdanm 86:04dd9b1680ae 386 #define SDIO_IT_CMDREND SDIO_STA_CMDREND
bogdanm 86:04dd9b1680ae 387 #define SDIO_IT_CMDSENT SDIO_STA_CMDSENT
bogdanm 86:04dd9b1680ae 388 #define SDIO_IT_DATAEND SDIO_STA_DATAEND
bogdanm 86:04dd9b1680ae 389 #define SDIO_IT_STBITERR SDIO_STA_STBITERR
bogdanm 86:04dd9b1680ae 390 #define SDIO_IT_DBCKEND SDIO_STA_DBCKEND
bogdanm 86:04dd9b1680ae 391 #define SDIO_IT_CMDACT SDIO_STA_CMDACT
bogdanm 86:04dd9b1680ae 392 #define SDIO_IT_TXACT SDIO_STA_TXACT
bogdanm 86:04dd9b1680ae 393 #define SDIO_IT_RXACT SDIO_STA_RXACT
bogdanm 86:04dd9b1680ae 394 #define SDIO_IT_TXFIFOHE SDIO_STA_TXFIFOHE
bogdanm 86:04dd9b1680ae 395 #define SDIO_IT_RXFIFOHF SDIO_STA_RXFIFOHF
bogdanm 86:04dd9b1680ae 396 #define SDIO_IT_TXFIFOF SDIO_STA_TXFIFOF
bogdanm 86:04dd9b1680ae 397 #define SDIO_IT_RXFIFOF SDIO_STA_RXFIFOF
bogdanm 86:04dd9b1680ae 398 #define SDIO_IT_TXFIFOE SDIO_STA_TXFIFOE
bogdanm 86:04dd9b1680ae 399 #define SDIO_IT_RXFIFOE SDIO_STA_RXFIFOE
bogdanm 86:04dd9b1680ae 400 #define SDIO_IT_TXDAVL SDIO_STA_TXDAVL
bogdanm 86:04dd9b1680ae 401 #define SDIO_IT_RXDAVL SDIO_STA_RXDAVL
bogdanm 86:04dd9b1680ae 402 #define SDIO_IT_SDIOIT SDIO_STA_SDIOIT
bogdanm 86:04dd9b1680ae 403 #define SDIO_IT_CEATAEND SDIO_STA_CEATAEND
bogdanm 86:04dd9b1680ae 404 /**
bogdanm 86:04dd9b1680ae 405 * @}
bogdanm 86:04dd9b1680ae 406 */
bogdanm 86:04dd9b1680ae 407
Kojto 99:dbbf35b96557 408 /** @defgroup SDIO_Flags Flags
bogdanm 86:04dd9b1680ae 409 * @{
bogdanm 86:04dd9b1680ae 410 */
bogdanm 86:04dd9b1680ae 411 #define SDIO_FLAG_CCRCFAIL SDIO_STA_CCRCFAIL
bogdanm 86:04dd9b1680ae 412 #define SDIO_FLAG_DCRCFAIL SDIO_STA_DCRCFAIL
bogdanm 86:04dd9b1680ae 413 #define SDIO_FLAG_CTIMEOUT SDIO_STA_CTIMEOUT
bogdanm 86:04dd9b1680ae 414 #define SDIO_FLAG_DTIMEOUT SDIO_STA_DTIMEOUT
bogdanm 86:04dd9b1680ae 415 #define SDIO_FLAG_TXUNDERR SDIO_STA_TXUNDERR
bogdanm 86:04dd9b1680ae 416 #define SDIO_FLAG_RXOVERR SDIO_STA_RXOVERR
bogdanm 86:04dd9b1680ae 417 #define SDIO_FLAG_CMDREND SDIO_STA_CMDREND
bogdanm 86:04dd9b1680ae 418 #define SDIO_FLAG_CMDSENT SDIO_STA_CMDSENT
bogdanm 86:04dd9b1680ae 419 #define SDIO_FLAG_DATAEND SDIO_STA_DATAEND
bogdanm 86:04dd9b1680ae 420 #define SDIO_FLAG_STBITERR SDIO_STA_STBITERR
bogdanm 86:04dd9b1680ae 421 #define SDIO_FLAG_DBCKEND SDIO_STA_DBCKEND
bogdanm 86:04dd9b1680ae 422 #define SDIO_FLAG_CMDACT SDIO_STA_CMDACT
bogdanm 86:04dd9b1680ae 423 #define SDIO_FLAG_TXACT SDIO_STA_TXACT
bogdanm 86:04dd9b1680ae 424 #define SDIO_FLAG_RXACT SDIO_STA_RXACT
bogdanm 86:04dd9b1680ae 425 #define SDIO_FLAG_TXFIFOHE SDIO_STA_TXFIFOHE
bogdanm 86:04dd9b1680ae 426 #define SDIO_FLAG_RXFIFOHF SDIO_STA_RXFIFOHF
bogdanm 86:04dd9b1680ae 427 #define SDIO_FLAG_TXFIFOF SDIO_STA_TXFIFOF
bogdanm 86:04dd9b1680ae 428 #define SDIO_FLAG_RXFIFOF SDIO_STA_RXFIFOF
bogdanm 86:04dd9b1680ae 429 #define SDIO_FLAG_TXFIFOE SDIO_STA_TXFIFOE
bogdanm 86:04dd9b1680ae 430 #define SDIO_FLAG_RXFIFOE SDIO_STA_RXFIFOE
bogdanm 86:04dd9b1680ae 431 #define SDIO_FLAG_TXDAVL SDIO_STA_TXDAVL
bogdanm 86:04dd9b1680ae 432 #define SDIO_FLAG_RXDAVL SDIO_STA_RXDAVL
bogdanm 86:04dd9b1680ae 433 #define SDIO_FLAG_SDIOIT SDIO_STA_SDIOIT
bogdanm 86:04dd9b1680ae 434 #define SDIO_FLAG_CEATAEND SDIO_STA_CEATAEND
Kojto 99:dbbf35b96557 435 /**
Kojto 99:dbbf35b96557 436 * @}
Kojto 99:dbbf35b96557 437 */
bogdanm 86:04dd9b1680ae 438
bogdanm 86:04dd9b1680ae 439 /**
bogdanm 86:04dd9b1680ae 440 * @}
bogdanm 86:04dd9b1680ae 441 */
Kojto 99:dbbf35b96557 442 /* Exported macro ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 443 /** @defgroup SDMMC_LL_Exported_macros SDMMC_LL Exported Macros
bogdanm 86:04dd9b1680ae 444 * @{
Kojto 99:dbbf35b96557 445 */
bogdanm 86:04dd9b1680ae 446
Kojto 99:dbbf35b96557 447 /** @defgroup SDMMC_LL_Alias_Region Bit Address in the alias region
Kojto 99:dbbf35b96557 448 * @{
bogdanm 86:04dd9b1680ae 449 */
bogdanm 86:04dd9b1680ae 450 /* ------------ SDIO registers bit address in the alias region -------------- */
bogdanm 86:04dd9b1680ae 451 #define SDIO_OFFSET (SDIO_BASE - PERIPH_BASE)
bogdanm 86:04dd9b1680ae 452
bogdanm 86:04dd9b1680ae 453 /* --- CLKCR Register ---*/
bogdanm 86:04dd9b1680ae 454 /* Alias word address of CLKEN bit */
bogdanm 86:04dd9b1680ae 455 #define CLKCR_OFFSET (SDIO_OFFSET + 0x04)
Kojto 99:dbbf35b96557 456 #define CLKEN_BITNUMBER 0x08
Kojto 99:dbbf35b96557 457 #define CLKCR_CLKEN_BB (PERIPH_BB_BASE + (CLKCR_OFFSET * 32) + (CLKEN_BITNUMBER * 4))
bogdanm 86:04dd9b1680ae 458
bogdanm 86:04dd9b1680ae 459 /* --- CMD Register ---*/
bogdanm 86:04dd9b1680ae 460 /* Alias word address of SDIOSUSPEND bit */
bogdanm 86:04dd9b1680ae 461 #define CMD_OFFSET (SDIO_OFFSET + 0x0C)
Kojto 99:dbbf35b96557 462 #define SDIOSUSPEND_BITNUMBER 0x0B
Kojto 99:dbbf35b96557 463 #define CMD_SDIOSUSPEND_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (SDIOSUSPEND_BITNUMBER * 4))
bogdanm 86:04dd9b1680ae 464
bogdanm 86:04dd9b1680ae 465 /* Alias word address of ENCMDCOMPL bit */
Kojto 99:dbbf35b96557 466 #define ENCMDCOMPL_BITNUMBER 0x0C
Kojto 99:dbbf35b96557 467 #define CMD_ENCMDCOMPL_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (ENCMDCOMPL_BITNUMBER * 4))
bogdanm 86:04dd9b1680ae 468
bogdanm 86:04dd9b1680ae 469 /* Alias word address of NIEN bit */
Kojto 99:dbbf35b96557 470 #define NIEN_BITNUMBER 0x0D
Kojto 99:dbbf35b96557 471 #define CMD_NIEN_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (NIEN_BITNUMBER * 4))
bogdanm 86:04dd9b1680ae 472
bogdanm 86:04dd9b1680ae 473 /* Alias word address of ATACMD bit */
Kojto 99:dbbf35b96557 474 #define ATACMD_BITNUMBER 0x0E
Kojto 99:dbbf35b96557 475 #define CMD_ATACMD_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (ATACMD_BITNUMBER * 4))
bogdanm 86:04dd9b1680ae 476
bogdanm 86:04dd9b1680ae 477 /* --- DCTRL Register ---*/
bogdanm 86:04dd9b1680ae 478 /* Alias word address of DMAEN bit */
bogdanm 86:04dd9b1680ae 479 #define DCTRL_OFFSET (SDIO_OFFSET + 0x2C)
Kojto 99:dbbf35b96557 480 #define DMAEN_BITNUMBER 0x03
Kojto 99:dbbf35b96557 481 #define DCTRL_DMAEN_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (DMAEN_BITNUMBER * 4))
bogdanm 86:04dd9b1680ae 482
bogdanm 86:04dd9b1680ae 483 /* Alias word address of RWSTART bit */
Kojto 99:dbbf35b96557 484 #define RWSTART_BITNUMBER 0x08
Kojto 99:dbbf35b96557 485 #define DCTRL_RWSTART_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (RWSTART_BITNUMBER * 4))
bogdanm 86:04dd9b1680ae 486
bogdanm 86:04dd9b1680ae 487 /* Alias word address of RWSTOP bit */
Kojto 99:dbbf35b96557 488 #define RWSTOP_BITNUMBER 0x09
Kojto 99:dbbf35b96557 489 #define DCTRL_RWSTOP_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (RWSTOP_BITNUMBER * 4))
bogdanm 86:04dd9b1680ae 490
bogdanm 86:04dd9b1680ae 491 /* Alias word address of RWMOD bit */
Kojto 99:dbbf35b96557 492 #define RWMOD_BITNUMBER 0x0A
Kojto 99:dbbf35b96557 493 #define DCTRL_RWMOD_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (RWMOD_BITNUMBER * 4))
bogdanm 86:04dd9b1680ae 494
bogdanm 86:04dd9b1680ae 495 /* Alias word address of SDIOEN bit */
Kojto 99:dbbf35b96557 496 #define SDIOEN_BITNUMBER 0x0B
Kojto 99:dbbf35b96557 497 #define DCTRL_SDIOEN_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (SDIOEN_BITNUMBER * 4))
Kojto 99:dbbf35b96557 498 /**
Kojto 99:dbbf35b96557 499 * @}
Kojto 99:dbbf35b96557 500 */
Kojto 99:dbbf35b96557 501
Kojto 99:dbbf35b96557 502 /** @defgroup SDMMC_LL_Register Bits And Addresses Definitions
Kojto 99:dbbf35b96557 503 * @brief SDMMC_LL registers bit address in the alias region
Kojto 99:dbbf35b96557 504 * @{
Kojto 99:dbbf35b96557 505 */
bogdanm 86:04dd9b1680ae 506
bogdanm 86:04dd9b1680ae 507 /* ---------------------- SDIO registers bit mask --------------------------- */
bogdanm 86:04dd9b1680ae 508 /* --- CLKCR Register ---*/
bogdanm 86:04dd9b1680ae 509 /* CLKCR register clear mask */
bogdanm 86:04dd9b1680ae 510 #define CLKCR_CLEAR_MASK ((uint32_t)(SDIO_CLKCR_CLKDIV | SDIO_CLKCR_PWRSAV |\
bogdanm 86:04dd9b1680ae 511 SDIO_CLKCR_BYPASS | SDIO_CLKCR_WIDBUS |\
bogdanm 86:04dd9b1680ae 512 SDIO_CLKCR_NEGEDGE | SDIO_CLKCR_HWFC_EN))
bogdanm 86:04dd9b1680ae 513
bogdanm 86:04dd9b1680ae 514 /* --- PWRCTRL Register ---*/
bogdanm 86:04dd9b1680ae 515 /* --- DCTRL Register ---*/
bogdanm 86:04dd9b1680ae 516 /* SDIO DCTRL Clear Mask */
bogdanm 86:04dd9b1680ae 517 #define DCTRL_CLEAR_MASK ((uint32_t)(SDIO_DCTRL_DTEN | SDIO_DCTRL_DTDIR |\
bogdanm 86:04dd9b1680ae 518 SDIO_DCTRL_DTMODE | SDIO_DCTRL_DBLOCKSIZE))
bogdanm 86:04dd9b1680ae 519
bogdanm 86:04dd9b1680ae 520 /* --- CMD Register ---*/
bogdanm 86:04dd9b1680ae 521 /* CMD Register clear mask */
bogdanm 86:04dd9b1680ae 522 #define CMD_CLEAR_MASK ((uint32_t)(SDIO_CMD_CMDINDEX | SDIO_CMD_WAITRESP |\
bogdanm 86:04dd9b1680ae 523 SDIO_CMD_WAITINT | SDIO_CMD_WAITPEND |\
bogdanm 86:04dd9b1680ae 524 SDIO_CMD_CPSMEN | SDIO_CMD_SDIOSUSPEND))
bogdanm 86:04dd9b1680ae 525
bogdanm 86:04dd9b1680ae 526 /* SDIO RESP Registers Address */
bogdanm 86:04dd9b1680ae 527 #define SDIO_RESP_ADDR ((uint32_t)(SDIO_BASE + 0x14))
bogdanm 86:04dd9b1680ae 528
Kojto 99:dbbf35b96557 529 /* SDIO Initialization Frequency (400KHz max) */
bogdanm 86:04dd9b1680ae 530 #define SDIO_INIT_CLK_DIV ((uint8_t)0x76)
bogdanm 86:04dd9b1680ae 531
bogdanm 86:04dd9b1680ae 532 /* SDIO Data Transfer Frequency (25MHz max) */
bogdanm 86:04dd9b1680ae 533 #define SDIO_TRANSFER_CLK_DIV ((uint8_t)0x0)
Kojto 99:dbbf35b96557 534 /**
Kojto 99:dbbf35b96557 535 * @}
Kojto 99:dbbf35b96557 536 */
bogdanm 86:04dd9b1680ae 537
Kojto 99:dbbf35b96557 538 /** @defgroup SDMMC_LL_Interrupt_Clock Interrupt And Clock Configuration
Kojto 99:dbbf35b96557 539 * @brief macros to handle interrupts and specific clock configurations
Kojto 99:dbbf35b96557 540 * @{
Kojto 99:dbbf35b96557 541 */
Kojto 99:dbbf35b96557 542
bogdanm 86:04dd9b1680ae 543 /**
bogdanm 86:04dd9b1680ae 544 * @brief Enable the SDIO device.
bogdanm 86:04dd9b1680ae 545 * @retval None
bogdanm 86:04dd9b1680ae 546 */
bogdanm 86:04dd9b1680ae 547 #define __SDIO_ENABLE() (*(__IO uint32_t *)CLKCR_CLKEN_BB = ENABLE)
bogdanm 86:04dd9b1680ae 548
bogdanm 86:04dd9b1680ae 549 /**
bogdanm 86:04dd9b1680ae 550 * @brief Disable the SDIO device.
bogdanm 86:04dd9b1680ae 551 * @retval None
bogdanm 86:04dd9b1680ae 552 */
bogdanm 86:04dd9b1680ae 553 #define __SDIO_DISABLE() (*(__IO uint32_t *)CLKCR_CLKEN_BB = DISABLE)
bogdanm 86:04dd9b1680ae 554
bogdanm 86:04dd9b1680ae 555 /**
bogdanm 86:04dd9b1680ae 556 * @brief Enable the SDIO DMA transfer.
bogdanm 86:04dd9b1680ae 557 * @retval None
bogdanm 86:04dd9b1680ae 558 */
bogdanm 86:04dd9b1680ae 559 #define __SDIO_DMA_ENABLE() (*(__IO uint32_t *)DCTRL_DMAEN_BB = ENABLE)
bogdanm 86:04dd9b1680ae 560
bogdanm 86:04dd9b1680ae 561 /**
bogdanm 86:04dd9b1680ae 562 * @brief Disable the SDIO DMA transfer.
bogdanm 86:04dd9b1680ae 563 * @retval None
bogdanm 86:04dd9b1680ae 564 */
bogdanm 86:04dd9b1680ae 565 #define __SDIO_DMA_DISABLE() (*(__IO uint32_t *)DCTRL_DMAEN_BB = DISABLE)
bogdanm 86:04dd9b1680ae 566
bogdanm 86:04dd9b1680ae 567 /**
bogdanm 86:04dd9b1680ae 568 * @brief Enable the SDIO device interrupt.
bogdanm 86:04dd9b1680ae 569 * @param __INSTANCE__ : Pointer to SDIO register base
bogdanm 86:04dd9b1680ae 570 * @param __INTERRUPT__ : specifies the SDIO interrupt sources to be enabled.
bogdanm 86:04dd9b1680ae 571 * This parameter can be one or a combination of the following values:
bogdanm 86:04dd9b1680ae 572 * @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
bogdanm 86:04dd9b1680ae 573 * @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
bogdanm 86:04dd9b1680ae 574 * @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
bogdanm 86:04dd9b1680ae 575 * @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
bogdanm 86:04dd9b1680ae 576 * @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
bogdanm 86:04dd9b1680ae 577 * @arg SDIO_IT_RXOVERR: Received FIFO overrun error interrupt
bogdanm 86:04dd9b1680ae 578 * @arg SDIO_IT_CMDREND: Command response received (CRC check passed) interrupt
bogdanm 86:04dd9b1680ae 579 * @arg SDIO_IT_CMDSENT: Command sent (no response required) interrupt
bogdanm 86:04dd9b1680ae 580 * @arg SDIO_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt
bogdanm 86:04dd9b1680ae 581 * @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide
bogdanm 86:04dd9b1680ae 582 * bus mode interrupt
bogdanm 86:04dd9b1680ae 583 * @arg SDIO_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt
bogdanm 86:04dd9b1680ae 584 * @arg SDIO_IT_CMDACT: Command transfer in progress interrupt
bogdanm 86:04dd9b1680ae 585 * @arg SDIO_IT_TXACT: Data transmit in progress interrupt
bogdanm 86:04dd9b1680ae 586 * @arg SDIO_IT_RXACT: Data receive in progress interrupt
bogdanm 86:04dd9b1680ae 587 * @arg SDIO_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
bogdanm 86:04dd9b1680ae 588 * @arg SDIO_IT_RXFIFOHF: Receive FIFO Half Full interrupt
bogdanm 86:04dd9b1680ae 589 * @arg SDIO_IT_TXFIFOF: Transmit FIFO full interrupt
bogdanm 86:04dd9b1680ae 590 * @arg SDIO_IT_RXFIFOF: Receive FIFO full interrupt
bogdanm 86:04dd9b1680ae 591 * @arg SDIO_IT_TXFIFOE: Transmit FIFO empty interrupt
bogdanm 86:04dd9b1680ae 592 * @arg SDIO_IT_RXFIFOE: Receive FIFO empty interrupt
bogdanm 86:04dd9b1680ae 593 * @arg SDIO_IT_TXDAVL: Data available in transmit FIFO interrupt
bogdanm 86:04dd9b1680ae 594 * @arg SDIO_IT_RXDAVL: Data available in receive FIFO interrupt
bogdanm 86:04dd9b1680ae 595 * @arg SDIO_IT_SDIOIT: SD I/O interrupt received interrupt
bogdanm 86:04dd9b1680ae 596 * @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt
bogdanm 86:04dd9b1680ae 597 * @retval None
bogdanm 86:04dd9b1680ae 598 */
bogdanm 86:04dd9b1680ae 599 #define __SDIO_ENABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->MASK |= (__INTERRUPT__))
bogdanm 86:04dd9b1680ae 600
bogdanm 86:04dd9b1680ae 601 /**
bogdanm 86:04dd9b1680ae 602 * @brief Disable the SDIO device interrupt.
bogdanm 86:04dd9b1680ae 603 * @param __INSTANCE__ : Pointer to SDIO register base
bogdanm 86:04dd9b1680ae 604 * @param __INTERRUPT__ : specifies the SDIO interrupt sources to be disabled.
bogdanm 86:04dd9b1680ae 605 * This parameter can be one or a combination of the following values:
bogdanm 86:04dd9b1680ae 606 * @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
bogdanm 86:04dd9b1680ae 607 * @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
bogdanm 86:04dd9b1680ae 608 * @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
bogdanm 86:04dd9b1680ae 609 * @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
bogdanm 86:04dd9b1680ae 610 * @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
bogdanm 86:04dd9b1680ae 611 * @arg SDIO_IT_RXOVERR: Received FIFO overrun error interrupt
bogdanm 86:04dd9b1680ae 612 * @arg SDIO_IT_CMDREND: Command response received (CRC check passed) interrupt
bogdanm 86:04dd9b1680ae 613 * @arg SDIO_IT_CMDSENT: Command sent (no response required) interrupt
bogdanm 86:04dd9b1680ae 614 * @arg SDIO_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt
bogdanm 86:04dd9b1680ae 615 * @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide
bogdanm 86:04dd9b1680ae 616 * bus mode interrupt
bogdanm 86:04dd9b1680ae 617 * @arg SDIO_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt
bogdanm 86:04dd9b1680ae 618 * @arg SDIO_IT_CMDACT: Command transfer in progress interrupt
bogdanm 86:04dd9b1680ae 619 * @arg SDIO_IT_TXACT: Data transmit in progress interrupt
bogdanm 86:04dd9b1680ae 620 * @arg SDIO_IT_RXACT: Data receive in progress interrupt
bogdanm 86:04dd9b1680ae 621 * @arg SDIO_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
bogdanm 86:04dd9b1680ae 622 * @arg SDIO_IT_RXFIFOHF: Receive FIFO Half Full interrupt
bogdanm 86:04dd9b1680ae 623 * @arg SDIO_IT_TXFIFOF: Transmit FIFO full interrupt
bogdanm 86:04dd9b1680ae 624 * @arg SDIO_IT_RXFIFOF: Receive FIFO full interrupt
bogdanm 86:04dd9b1680ae 625 * @arg SDIO_IT_TXFIFOE: Transmit FIFO empty interrupt
bogdanm 86:04dd9b1680ae 626 * @arg SDIO_IT_RXFIFOE: Receive FIFO empty interrupt
bogdanm 86:04dd9b1680ae 627 * @arg SDIO_IT_TXDAVL: Data available in transmit FIFO interrupt
bogdanm 86:04dd9b1680ae 628 * @arg SDIO_IT_RXDAVL: Data available in receive FIFO interrupt
bogdanm 86:04dd9b1680ae 629 * @arg SDIO_IT_SDIOIT: SD I/O interrupt received interrupt
bogdanm 86:04dd9b1680ae 630 * @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt
bogdanm 86:04dd9b1680ae 631 * @retval None
bogdanm 86:04dd9b1680ae 632 */
bogdanm 86:04dd9b1680ae 633 #define __SDIO_DISABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->MASK &= ~(__INTERRUPT__))
bogdanm 86:04dd9b1680ae 634
bogdanm 86:04dd9b1680ae 635 /**
bogdanm 86:04dd9b1680ae 636 * @brief Checks whether the specified SDIO flag is set or not.
bogdanm 86:04dd9b1680ae 637 * @param __INSTANCE__ : Pointer to SDIO register base
bogdanm 86:04dd9b1680ae 638 * @param __FLAG__: specifies the flag to check.
bogdanm 86:04dd9b1680ae 639 * This parameter can be one of the following values:
bogdanm 86:04dd9b1680ae 640 * @arg SDIO_FLAG_CCRCFAIL: Command response received (CRC check failed)
bogdanm 86:04dd9b1680ae 641 * @arg SDIO_FLAG_DCRCFAIL: Data block sent/received (CRC check failed)
bogdanm 86:04dd9b1680ae 642 * @arg SDIO_FLAG_CTIMEOUT: Command response timeout
bogdanm 86:04dd9b1680ae 643 * @arg SDIO_FLAG_DTIMEOUT: Data timeout
bogdanm 86:04dd9b1680ae 644 * @arg SDIO_FLAG_TXUNDERR: Transmit FIFO underrun error
bogdanm 86:04dd9b1680ae 645 * @arg SDIO_FLAG_RXOVERR: Received FIFO overrun error
bogdanm 86:04dd9b1680ae 646 * @arg SDIO_FLAG_CMDREND: Command response received (CRC check passed)
bogdanm 86:04dd9b1680ae 647 * @arg SDIO_FLAG_CMDSENT: Command sent (no response required)
bogdanm 86:04dd9b1680ae 648 * @arg SDIO_FLAG_DATAEND: Data end (data counter, SDIDCOUNT, is zero)
bogdanm 86:04dd9b1680ae 649 * @arg SDIO_FLAG_STBITERR: Start bit not detected on all data signals in wide bus mode.
bogdanm 86:04dd9b1680ae 650 * @arg SDIO_FLAG_DBCKEND: Data block sent/received (CRC check passed)
bogdanm 86:04dd9b1680ae 651 * @arg SDIO_FLAG_CMDACT: Command transfer in progress
bogdanm 86:04dd9b1680ae 652 * @arg SDIO_FLAG_TXACT: Data transmit in progress
bogdanm 86:04dd9b1680ae 653 * @arg SDIO_FLAG_RXACT: Data receive in progress
bogdanm 86:04dd9b1680ae 654 * @arg SDIO_FLAG_TXFIFOHE: Transmit FIFO Half Empty
bogdanm 86:04dd9b1680ae 655 * @arg SDIO_FLAG_RXFIFOHF: Receive FIFO Half Full
bogdanm 86:04dd9b1680ae 656 * @arg SDIO_FLAG_TXFIFOF: Transmit FIFO full
bogdanm 86:04dd9b1680ae 657 * @arg SDIO_FLAG_RXFIFOF: Receive FIFO full
bogdanm 86:04dd9b1680ae 658 * @arg SDIO_FLAG_TXFIFOE: Transmit FIFO empty
bogdanm 86:04dd9b1680ae 659 * @arg SDIO_FLAG_RXFIFOE: Receive FIFO empty
bogdanm 86:04dd9b1680ae 660 * @arg SDIO_FLAG_TXDAVL: Data available in transmit FIFO
bogdanm 86:04dd9b1680ae 661 * @arg SDIO_FLAG_RXDAVL: Data available in receive FIFO
bogdanm 86:04dd9b1680ae 662 * @arg SDIO_FLAG_SDIOIT: SD I/O interrupt received
bogdanm 86:04dd9b1680ae 663 * @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
bogdanm 86:04dd9b1680ae 664 * @retval The new state of SDIO_FLAG (SET or RESET).
bogdanm 86:04dd9b1680ae 665 */
bogdanm 86:04dd9b1680ae 666 #define __SDIO_GET_FLAG(__INSTANCE__, __FLAG__) (((__INSTANCE__)->STA &(__FLAG__)) != RESET)
bogdanm 86:04dd9b1680ae 667
bogdanm 86:04dd9b1680ae 668
bogdanm 86:04dd9b1680ae 669 /**
bogdanm 86:04dd9b1680ae 670 * @brief Clears the SDIO pending flags.
bogdanm 86:04dd9b1680ae 671 * @param __INSTANCE__ : Pointer to SDIO register base
bogdanm 86:04dd9b1680ae 672 * @param __FLAG__: specifies the flag to clear.
bogdanm 86:04dd9b1680ae 673 * This parameter can be one or a combination of the following values:
bogdanm 86:04dd9b1680ae 674 * @arg SDIO_FLAG_CCRCFAIL: Command response received (CRC check failed)
bogdanm 86:04dd9b1680ae 675 * @arg SDIO_FLAG_DCRCFAIL: Data block sent/received (CRC check failed)
bogdanm 86:04dd9b1680ae 676 * @arg SDIO_FLAG_CTIMEOUT: Command response timeout
bogdanm 86:04dd9b1680ae 677 * @arg SDIO_FLAG_DTIMEOUT: Data timeout
bogdanm 86:04dd9b1680ae 678 * @arg SDIO_FLAG_TXUNDERR: Transmit FIFO underrun error
bogdanm 86:04dd9b1680ae 679 * @arg SDIO_FLAG_RXOVERR: Received FIFO overrun error
bogdanm 86:04dd9b1680ae 680 * @arg SDIO_FLAG_CMDREND: Command response received (CRC check passed)
bogdanm 86:04dd9b1680ae 681 * @arg SDIO_FLAG_CMDSENT: Command sent (no response required)
bogdanm 86:04dd9b1680ae 682 * @arg SDIO_FLAG_DATAEND: Data end (data counter, SDIDCOUNT, is zero)
bogdanm 86:04dd9b1680ae 683 * @arg SDIO_FLAG_STBITERR: Start bit not detected on all data signals in wide bus mode
bogdanm 86:04dd9b1680ae 684 * @arg SDIO_FLAG_DBCKEND: Data block sent/received (CRC check passed)
bogdanm 86:04dd9b1680ae 685 * @arg SDIO_FLAG_SDIOIT: SD I/O interrupt received
bogdanm 86:04dd9b1680ae 686 * @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
bogdanm 86:04dd9b1680ae 687 * @retval None
bogdanm 86:04dd9b1680ae 688 */
bogdanm 86:04dd9b1680ae 689 #define __SDIO_CLEAR_FLAG(__INSTANCE__, __FLAG__) ((__INSTANCE__)->ICR = (__FLAG__))
bogdanm 86:04dd9b1680ae 690
bogdanm 86:04dd9b1680ae 691 /**
bogdanm 86:04dd9b1680ae 692 * @brief Checks whether the specified SDIO interrupt has occurred or not.
bogdanm 86:04dd9b1680ae 693 * @param __INSTANCE__ : Pointer to SDIO register base
bogdanm 86:04dd9b1680ae 694 * @param __INTERRUPT__: specifies the SDIO interrupt source to check.
bogdanm 86:04dd9b1680ae 695 * This parameter can be one of the following values:
bogdanm 86:04dd9b1680ae 696 * @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
bogdanm 86:04dd9b1680ae 697 * @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
bogdanm 86:04dd9b1680ae 698 * @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
bogdanm 86:04dd9b1680ae 699 * @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
bogdanm 86:04dd9b1680ae 700 * @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
bogdanm 86:04dd9b1680ae 701 * @arg SDIO_IT_RXOVERR: Received FIFO overrun error interrupt
bogdanm 86:04dd9b1680ae 702 * @arg SDIO_IT_CMDREND: Command response received (CRC check passed) interrupt
bogdanm 86:04dd9b1680ae 703 * @arg SDIO_IT_CMDSENT: Command sent (no response required) interrupt
bogdanm 86:04dd9b1680ae 704 * @arg SDIO_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt
bogdanm 86:04dd9b1680ae 705 * @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide
bogdanm 86:04dd9b1680ae 706 * bus mode interrupt
bogdanm 86:04dd9b1680ae 707 * @arg SDIO_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt
bogdanm 86:04dd9b1680ae 708 * @arg SDIO_IT_CMDACT: Command transfer in progress interrupt
bogdanm 86:04dd9b1680ae 709 * @arg SDIO_IT_TXACT: Data transmit in progress interrupt
bogdanm 86:04dd9b1680ae 710 * @arg SDIO_IT_RXACT: Data receive in progress interrupt
bogdanm 86:04dd9b1680ae 711 * @arg SDIO_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
bogdanm 86:04dd9b1680ae 712 * @arg SDIO_IT_RXFIFOHF: Receive FIFO Half Full interrupt
bogdanm 86:04dd9b1680ae 713 * @arg SDIO_IT_TXFIFOF: Transmit FIFO full interrupt
bogdanm 86:04dd9b1680ae 714 * @arg SDIO_IT_RXFIFOF: Receive FIFO full interrupt
bogdanm 86:04dd9b1680ae 715 * @arg SDIO_IT_TXFIFOE: Transmit FIFO empty interrupt
bogdanm 86:04dd9b1680ae 716 * @arg SDIO_IT_RXFIFOE: Receive FIFO empty interrupt
bogdanm 86:04dd9b1680ae 717 * @arg SDIO_IT_TXDAVL: Data available in transmit FIFO interrupt
bogdanm 86:04dd9b1680ae 718 * @arg SDIO_IT_RXDAVL: Data available in receive FIFO interrupt
bogdanm 86:04dd9b1680ae 719 * @arg SDIO_IT_SDIOIT: SD I/O interrupt received interrupt
bogdanm 86:04dd9b1680ae 720 * @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt
bogdanm 86:04dd9b1680ae 721 * @retval The new state of SDIO_IT (SET or RESET).
bogdanm 86:04dd9b1680ae 722 */
bogdanm 86:04dd9b1680ae 723 #define __SDIO_GET_IT (__INSTANCE__, __INTERRUPT__) (((__INSTANCE__)->STA &(__INTERRUPT__)) == (__INTERRUPT__))
bogdanm 86:04dd9b1680ae 724
bogdanm 86:04dd9b1680ae 725 /**
bogdanm 86:04dd9b1680ae 726 * @brief Clears the SDIO's interrupt pending bits.
bogdanm 86:04dd9b1680ae 727 * @param __INSTANCE__ : Pointer to SDIO register base
bogdanm 86:04dd9b1680ae 728 * @param __INTERRUPT__: specifies the interrupt pending bit to clear.
bogdanm 86:04dd9b1680ae 729 * This parameter can be one or a combination of the following values:
bogdanm 86:04dd9b1680ae 730 * @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
bogdanm 86:04dd9b1680ae 731 * @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
bogdanm 86:04dd9b1680ae 732 * @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
bogdanm 86:04dd9b1680ae 733 * @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
bogdanm 86:04dd9b1680ae 734 * @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
bogdanm 86:04dd9b1680ae 735 * @arg SDIO_IT_RXOVERR: Received FIFO overrun error interrupt
bogdanm 86:04dd9b1680ae 736 * @arg SDIO_IT_CMDREND: Command response received (CRC check passed) interrupt
bogdanm 86:04dd9b1680ae 737 * @arg SDIO_IT_CMDSENT: Command sent (no response required) interrupt
bogdanm 86:04dd9b1680ae 738 * @arg SDIO_IT_DATAEND: Data end (data counter, SDIO_DCOUNT, is zero) interrupt
bogdanm 86:04dd9b1680ae 739 * @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide
bogdanm 86:04dd9b1680ae 740 * bus mode interrupt
bogdanm 86:04dd9b1680ae 741 * @arg SDIO_IT_SDIOIT: SD I/O interrupt received interrupt
bogdanm 86:04dd9b1680ae 742 * @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61
bogdanm 86:04dd9b1680ae 743 * @retval None
bogdanm 86:04dd9b1680ae 744 */
bogdanm 86:04dd9b1680ae 745 #define __SDIO_CLEAR_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->ICR = (__INTERRUPT__))
bogdanm 86:04dd9b1680ae 746
bogdanm 86:04dd9b1680ae 747 /**
bogdanm 86:04dd9b1680ae 748 * @brief Enable Start the SD I/O Read Wait operation.
bogdanm 86:04dd9b1680ae 749 * @retval None
bogdanm 86:04dd9b1680ae 750 */
bogdanm 86:04dd9b1680ae 751 #define __SDIO_START_READWAIT_ENABLE() (*(__IO uint32_t *) DCTRL_RWSTART_BB = ENABLE)
bogdanm 86:04dd9b1680ae 752
bogdanm 86:04dd9b1680ae 753 /**
bogdanm 86:04dd9b1680ae 754 * @brief Disable Start the SD I/O Read Wait operations.
bogdanm 86:04dd9b1680ae 755 * @retval None
bogdanm 86:04dd9b1680ae 756 */
bogdanm 86:04dd9b1680ae 757 #define __SDIO_START_READWAIT_DISABLE() (*(__IO uint32_t *) DCTRL_RWSTART_BB = DISABLE)
bogdanm 86:04dd9b1680ae 758
bogdanm 86:04dd9b1680ae 759 /**
bogdanm 86:04dd9b1680ae 760 * @brief Enable Start the SD I/O Read Wait operation.
bogdanm 86:04dd9b1680ae 761 * @retval None
bogdanm 86:04dd9b1680ae 762 */
bogdanm 86:04dd9b1680ae 763 #define __SDIO_STOP_READWAIT_ENABLE() (*(__IO uint32_t *) DCTRL_RWSTOP_BB = ENABLE)
bogdanm 86:04dd9b1680ae 764
bogdanm 86:04dd9b1680ae 765 /**
bogdanm 86:04dd9b1680ae 766 * @brief Disable Stop the SD I/O Read Wait operations.
bogdanm 86:04dd9b1680ae 767 * @retval None
bogdanm 86:04dd9b1680ae 768 */
bogdanm 86:04dd9b1680ae 769 #define __SDIO_STOP_READWAIT_DISABLE() (*(__IO uint32_t *) DCTRL_RWSTOP_BB = DISABLE)
bogdanm 86:04dd9b1680ae 770
bogdanm 86:04dd9b1680ae 771 /**
bogdanm 86:04dd9b1680ae 772 * @brief Enable the SD I/O Mode Operation.
bogdanm 86:04dd9b1680ae 773 * @retval None
bogdanm 86:04dd9b1680ae 774 */
bogdanm 86:04dd9b1680ae 775 #define __SDIO_OPERATION_ENABLE() (*(__IO uint32_t *) DCTRL_SDIOEN_BB = ENABLE)
bogdanm 86:04dd9b1680ae 776
bogdanm 86:04dd9b1680ae 777 /**
bogdanm 86:04dd9b1680ae 778 * @brief Disable the SD I/O Mode Operation.
bogdanm 86:04dd9b1680ae 779 * @retval None
bogdanm 86:04dd9b1680ae 780 */
bogdanm 86:04dd9b1680ae 781 #define __SDIO_OPERATION_DISABLE() (*(__IO uint32_t *) DCTRL_SDIOEN_BB = DISABLE)
bogdanm 86:04dd9b1680ae 782
bogdanm 86:04dd9b1680ae 783 /**
bogdanm 86:04dd9b1680ae 784 * @brief Enable the SD I/O Suspend command sending.
bogdanm 86:04dd9b1680ae 785 * @retval None
bogdanm 86:04dd9b1680ae 786 */
bogdanm 86:04dd9b1680ae 787 #define __SDIO_SUSPEND_CMD_ENABLE() (*(__IO uint32_t *) CMD_SDIOSUSPEND_BB = ENABLE)
bogdanm 86:04dd9b1680ae 788
bogdanm 86:04dd9b1680ae 789 /**
bogdanm 86:04dd9b1680ae 790 * @brief Disable the SD I/O Suspend command sending.
bogdanm 86:04dd9b1680ae 791 * @retval None
bogdanm 86:04dd9b1680ae 792 */
bogdanm 86:04dd9b1680ae 793 #define __SDIO_SUSPEND_CMD_DISABLE() (*(__IO uint32_t *) CMD_SDIOSUSPEND_BB = DISABLE)
Kojto 99:dbbf35b96557 794
Kojto 99:dbbf35b96557 795 #if !defined(STM32F446xx)
bogdanm 86:04dd9b1680ae 796 /**
bogdanm 86:04dd9b1680ae 797 * @brief Enable the command completion signal.
bogdanm 86:04dd9b1680ae 798 * @retval None
bogdanm 86:04dd9b1680ae 799 */
bogdanm 86:04dd9b1680ae 800 #define __SDIO_CEATA_CMD_COMPLETION_ENABLE() (*(__IO uint32_t *) CMD_ENCMDCOMPL_BB = ENABLE)
bogdanm 86:04dd9b1680ae 801
bogdanm 86:04dd9b1680ae 802 /**
bogdanm 86:04dd9b1680ae 803 * @brief Disable the command completion signal.
bogdanm 86:04dd9b1680ae 804 * @retval None
bogdanm 86:04dd9b1680ae 805 */
bogdanm 86:04dd9b1680ae 806 #define __SDIO_CEATA_CMD_COMPLETION_DISABLE() (*(__IO uint32_t *) CMD_ENCMDCOMPL_BB = DISABLE)
bogdanm 86:04dd9b1680ae 807
bogdanm 86:04dd9b1680ae 808 /**
bogdanm 86:04dd9b1680ae 809 * @brief Enable the CE-ATA interrupt.
bogdanm 86:04dd9b1680ae 810 * @retval None
bogdanm 86:04dd9b1680ae 811 */
bogdanm 86:04dd9b1680ae 812 #define __SDIO_CEATA_ENABLE_IT() (*(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)0)
bogdanm 86:04dd9b1680ae 813
bogdanm 86:04dd9b1680ae 814 /**
bogdanm 86:04dd9b1680ae 815 * @brief Disable the CE-ATA interrupt.
bogdanm 86:04dd9b1680ae 816 * @retval None
bogdanm 86:04dd9b1680ae 817 */
bogdanm 86:04dd9b1680ae 818 #define __SDIO_CEATA_DISABLE_IT() (*(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)1)
bogdanm 86:04dd9b1680ae 819
bogdanm 86:04dd9b1680ae 820 /**
bogdanm 86:04dd9b1680ae 821 * @brief Enable send CE-ATA command (CMD61).
bogdanm 86:04dd9b1680ae 822 * @retval None
bogdanm 86:04dd9b1680ae 823 */
bogdanm 86:04dd9b1680ae 824 #define __SDIO_CEATA_SENDCMD_ENABLE() (*(__IO uint32_t *) CMD_ATACMD_BB = ENABLE)
bogdanm 86:04dd9b1680ae 825
bogdanm 86:04dd9b1680ae 826 /**
bogdanm 86:04dd9b1680ae 827 * @brief Disable send CE-ATA command (CMD61).
bogdanm 86:04dd9b1680ae 828 * @retval None
bogdanm 86:04dd9b1680ae 829 */
bogdanm 86:04dd9b1680ae 830 #define __SDIO_CEATA_SENDCMD_DISABLE() (*(__IO uint32_t *) CMD_ATACMD_BB = DISABLE)
Kojto 99:dbbf35b96557 831 #endif /* !defined(STM32F446xx) */
bogdanm 86:04dd9b1680ae 832 /**
bogdanm 86:04dd9b1680ae 833 * @}
bogdanm 86:04dd9b1680ae 834 */
bogdanm 86:04dd9b1680ae 835
bogdanm 86:04dd9b1680ae 836 /**
bogdanm 86:04dd9b1680ae 837 * @}
bogdanm 86:04dd9b1680ae 838 */
bogdanm 86:04dd9b1680ae 839
bogdanm 86:04dd9b1680ae 840 /* Exported functions --------------------------------------------------------*/
Kojto 99:dbbf35b96557 841 /** @addtogroup SDMMC_LL_Exported_Functions
bogdanm 86:04dd9b1680ae 842 * @{
bogdanm 86:04dd9b1680ae 843 */
bogdanm 86:04dd9b1680ae 844
bogdanm 86:04dd9b1680ae 845 /* Initialization/de-initialization functions **********************************/
Kojto 99:dbbf35b96557 846 /** @addtogroup HAL_SDMMC_LL_Group1
bogdanm 86:04dd9b1680ae 847 * @{
bogdanm 86:04dd9b1680ae 848 */
bogdanm 86:04dd9b1680ae 849 HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init);
bogdanm 86:04dd9b1680ae 850 /**
bogdanm 86:04dd9b1680ae 851 * @}
bogdanm 86:04dd9b1680ae 852 */
bogdanm 86:04dd9b1680ae 853
bogdanm 86:04dd9b1680ae 854 /* I/O operation functions *****************************************************/
Kojto 99:dbbf35b96557 855 /** @addtogroup HAL_SDMMC_LL_Group2
bogdanm 86:04dd9b1680ae 856 * @{
bogdanm 86:04dd9b1680ae 857 */
bogdanm 86:04dd9b1680ae 858 /* Blocking mode: Polling */
bogdanm 86:04dd9b1680ae 859 uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx);
bogdanm 86:04dd9b1680ae 860 HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData);
bogdanm 86:04dd9b1680ae 861 /**
bogdanm 86:04dd9b1680ae 862 * @}
bogdanm 86:04dd9b1680ae 863 */
bogdanm 86:04dd9b1680ae 864
bogdanm 86:04dd9b1680ae 865 /* Peripheral Control functions ************************************************/
Kojto 99:dbbf35b96557 866 /** @addtogroup HAL_SDMMC_LL_Group3
bogdanm 86:04dd9b1680ae 867 * @{
bogdanm 86:04dd9b1680ae 868 */
bogdanm 86:04dd9b1680ae 869 HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx);
bogdanm 86:04dd9b1680ae 870 HAL_StatusTypeDef SDIO_PowerState_OFF(SDIO_TypeDef *SDIOx);
bogdanm 86:04dd9b1680ae 871 uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx);
bogdanm 86:04dd9b1680ae 872
bogdanm 86:04dd9b1680ae 873 /* Command path state machine (CPSM) management functions */
bogdanm 86:04dd9b1680ae 874 HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *SDIO_CmdInitStruct);
bogdanm 86:04dd9b1680ae 875 uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx);
bogdanm 86:04dd9b1680ae 876 uint32_t SDIO_GetResponse(uint32_t SDIO_RESP);
bogdanm 86:04dd9b1680ae 877
bogdanm 86:04dd9b1680ae 878 /* Data path state machine (DPSM) management functions */
bogdanm 86:04dd9b1680ae 879 HAL_StatusTypeDef SDIO_DataConfig(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* SDIO_DataInitStruct);
bogdanm 86:04dd9b1680ae 880 uint32_t SDIO_GetDataCounter(SDIO_TypeDef *SDIOx);
bogdanm 86:04dd9b1680ae 881 uint32_t SDIO_GetFIFOCount(SDIO_TypeDef *SDIOx);
bogdanm 86:04dd9b1680ae 882
bogdanm 86:04dd9b1680ae 883 /* SDIO IO Cards mode management functions */
bogdanm 86:04dd9b1680ae 884 HAL_StatusTypeDef SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode);
bogdanm 86:04dd9b1680ae 885
bogdanm 86:04dd9b1680ae 886 /**
bogdanm 86:04dd9b1680ae 887 * @}
bogdanm 86:04dd9b1680ae 888 */
bogdanm 86:04dd9b1680ae 889
bogdanm 86:04dd9b1680ae 890 /**
bogdanm 86:04dd9b1680ae 891 * @}
bogdanm 86:04dd9b1680ae 892 */
bogdanm 86:04dd9b1680ae 893
bogdanm 86:04dd9b1680ae 894 /**
bogdanm 86:04dd9b1680ae 895 * @}
bogdanm 86:04dd9b1680ae 896 */
bogdanm 86:04dd9b1680ae 897
bogdanm 86:04dd9b1680ae 898 /**
bogdanm 86:04dd9b1680ae 899 * @}
bogdanm 86:04dd9b1680ae 900 */
bogdanm 86:04dd9b1680ae 901
bogdanm 86:04dd9b1680ae 902 #ifdef __cplusplus
bogdanm 86:04dd9b1680ae 903 }
bogdanm 86:04dd9b1680ae 904 #endif
bogdanm 86:04dd9b1680ae 905
bogdanm 86:04dd9b1680ae 906 #endif /* __STM32F4xx_LL_SDMMC_H */
bogdanm 86:04dd9b1680ae 907
bogdanm 86:04dd9b1680ae 908 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/