Elijah Orr
Fork of the official mbed C/C SDK provides the software platform and libraries to build your applications for RenBED.
Dependents: 1-RenBuggyTimed RenBED_RGB RenBED_RGB_PWM RenBED_RGB
Fork of
mbed
by 
mbed official
TARGET_EFM32HG_STK3400/efm32hg_i2c.h@98:8ab26030e058, 2015-04-29 (annotated)
- Committer:
- Kojto
- Date:
- Wed Apr 29 10:16:23 2015 +0100
- Revision:
- 98:8ab26030e058
- Child:
- 113:f141b2784e32
Release 98 of the mbed library
Changes:
- Silabs new targets (Giant, Zero, Happy, Leopard, Wonder Geckos)
- Asynchronous SPI, I2C, Serial
- LowPower classes
- Nordic - nordic SDK v8.0 update
- Teensy - gcc arm fix for startup
- Nucleo F411 - usb freq fix
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| Kojto | 98:8ab26030e058 | 1 | /**************************************************************************//** |
| Kojto | 98:8ab26030e058 | 2 | * @file efm32hg_i2c.h |
| Kojto | 98:8ab26030e058 | 3 | * @brief EFM32HG_I2C register and bit field definitions |
| Kojto | 98:8ab26030e058 | 4 | * @version 3.20.12 |
| Kojto | 98:8ab26030e058 | 5 | ****************************************************************************** |
| Kojto | 98:8ab26030e058 | 6 | * @section License |
| Kojto | 98:8ab26030e058 | 7 | * <b>(C) Copyright 2015 Silicon Laboratories, Inc. http://www.silabs.com</b> |
| Kojto | 98:8ab26030e058 | 8 | ****************************************************************************** |
| Kojto | 98:8ab26030e058 | 9 | * |
| Kojto | 98:8ab26030e058 | 10 | * Permission is granted to anyone to use this software for any purpose, |
| Kojto | 98:8ab26030e058 | 11 | * including commercial applications, and to alter it and redistribute it |
| Kojto | 98:8ab26030e058 | 12 | * freely, subject to the following restrictions: |
| Kojto | 98:8ab26030e058 | 13 | * |
| Kojto | 98:8ab26030e058 | 14 | * 1. The origin of this software must not be misrepresented; you must not |
| Kojto | 98:8ab26030e058 | 15 | * claim that you wrote the original software.@n |
| Kojto | 98:8ab26030e058 | 16 | * 2. Altered source versions must be plainly marked as such, and must not be |
| Kojto | 98:8ab26030e058 | 17 | * misrepresented as being the original software.@n |
| Kojto | 98:8ab26030e058 | 18 | * 3. This notice may not be removed or altered from any source distribution. |
| Kojto | 98:8ab26030e058 | 19 | * |
| Kojto | 98:8ab26030e058 | 20 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
| Kojto | 98:8ab26030e058 | 21 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
| Kojto | 98:8ab26030e058 | 22 | * providing the Software "AS IS", with no express or implied warranties of any |
| Kojto | 98:8ab26030e058 | 23 | * kind, including, but not limited to, any implied warranties of |
| Kojto | 98:8ab26030e058 | 24 | * merchantability or fitness for any particular purpose or warranties against |
| Kojto | 98:8ab26030e058 | 25 | * infringement of any proprietary rights of a third party. |
| Kojto | 98:8ab26030e058 | 26 | * |
| Kojto | 98:8ab26030e058 | 27 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
| Kojto | 98:8ab26030e058 | 28 | * incidental, or special damages, or any other relief, or for any claim by |
| Kojto | 98:8ab26030e058 | 29 | * any third party, arising from your use of this Software. |
| Kojto | 98:8ab26030e058 | 30 | * |
| Kojto | 98:8ab26030e058 | 31 | *****************************************************************************/ |
| Kojto | 98:8ab26030e058 | 32 | /**************************************************************************//** |
| Kojto | 98:8ab26030e058 | 33 | * @defgroup EFM32HG_I2C |
| Kojto | 98:8ab26030e058 | 34 | * @{ |
| Kojto | 98:8ab26030e058 | 35 | * @brief EFM32HG_I2C Register Declaration |
| Kojto | 98:8ab26030e058 | 36 | *****************************************************************************/ |
| Kojto | 98:8ab26030e058 | 37 | typedef struct |
| Kojto | 98:8ab26030e058 | 38 | { |
| Kojto | 98:8ab26030e058 | 39 | __IO uint32_t CTRL; /**< Control Register */ |
| Kojto | 98:8ab26030e058 | 40 | __IO uint32_t CMD; /**< Command Register */ |
| Kojto | 98:8ab26030e058 | 41 | __I uint32_t STATE; /**< State Register */ |
| Kojto | 98:8ab26030e058 | 42 | __I uint32_t STATUS; /**< Status Register */ |
| Kojto | 98:8ab26030e058 | 43 | __IO uint32_t CLKDIV; /**< Clock Division Register */ |
| Kojto | 98:8ab26030e058 | 44 | __IO uint32_t SADDR; /**< Slave Address Register */ |
| Kojto | 98:8ab26030e058 | 45 | __IO uint32_t SADDRMASK; /**< Slave Address Mask Register */ |
| Kojto | 98:8ab26030e058 | 46 | __I uint32_t RXDATA; /**< Receive Buffer Data Register */ |
| Kojto | 98:8ab26030e058 | 47 | __I uint32_t RXDATAP; /**< Receive Buffer Data Peek Register */ |
| Kojto | 98:8ab26030e058 | 48 | __IO uint32_t TXDATA; /**< Transmit Buffer Data Register */ |
| Kojto | 98:8ab26030e058 | 49 | __I uint32_t IF; /**< Interrupt Flag Register */ |
| Kojto | 98:8ab26030e058 | 50 | __IO uint32_t IFS; /**< Interrupt Flag Set Register */ |
| Kojto | 98:8ab26030e058 | 51 | __IO uint32_t IFC; /**< Interrupt Flag Clear Register */ |
| Kojto | 98:8ab26030e058 | 52 | __IO uint32_t IEN; /**< Interrupt Enable Register */ |
| Kojto | 98:8ab26030e058 | 53 | __IO uint32_t ROUTE; /**< I/O Routing Register */ |
| Kojto | 98:8ab26030e058 | 54 | } I2C_TypeDef; /** @} */ |
| Kojto | 98:8ab26030e058 | 55 | |
| Kojto | 98:8ab26030e058 | 56 | /**************************************************************************//** |
| Kojto | 98:8ab26030e058 | 57 | * @defgroup EFM32HG_I2C_BitFields |
| Kojto | 98:8ab26030e058 | 58 | * @{ |
| Kojto | 98:8ab26030e058 | 59 | *****************************************************************************/ |
| Kojto | 98:8ab26030e058 | 60 | |
| Kojto | 98:8ab26030e058 | 61 | /* Bit fields for I2C CTRL */ |
| Kojto | 98:8ab26030e058 | 62 | #define _I2C_CTRL_RESETVALUE 0x00000000UL /**< Default value for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 63 | #define _I2C_CTRL_MASK 0x0007B37FUL /**< Mask for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 64 | #define I2C_CTRL_EN (0x1UL << 0) /**< I2C Enable */ |
| Kojto | 98:8ab26030e058 | 65 | #define _I2C_CTRL_EN_SHIFT 0 /**< Shift value for I2C_EN */ |
| Kojto | 98:8ab26030e058 | 66 | #define _I2C_CTRL_EN_MASK 0x1UL /**< Bit mask for I2C_EN */ |
| Kojto | 98:8ab26030e058 | 67 | #define _I2C_CTRL_EN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 68 | #define I2C_CTRL_EN_DEFAULT (_I2C_CTRL_EN_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 69 | #define I2C_CTRL_SLAVE (0x1UL << 1) /**< Addressable as Slave */ |
| Kojto | 98:8ab26030e058 | 70 | #define _I2C_CTRL_SLAVE_SHIFT 1 /**< Shift value for I2C_SLAVE */ |
| Kojto | 98:8ab26030e058 | 71 | #define _I2C_CTRL_SLAVE_MASK 0x2UL /**< Bit mask for I2C_SLAVE */ |
| Kojto | 98:8ab26030e058 | 72 | #define _I2C_CTRL_SLAVE_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 73 | #define I2C_CTRL_SLAVE_DEFAULT (_I2C_CTRL_SLAVE_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 74 | #define I2C_CTRL_AUTOACK (0x1UL << 2) /**< Automatic Acknowledge */ |
| Kojto | 98:8ab26030e058 | 75 | #define _I2C_CTRL_AUTOACK_SHIFT 2 /**< Shift value for I2C_AUTOACK */ |
| Kojto | 98:8ab26030e058 | 76 | #define _I2C_CTRL_AUTOACK_MASK 0x4UL /**< Bit mask for I2C_AUTOACK */ |
| Kojto | 98:8ab26030e058 | 77 | #define _I2C_CTRL_AUTOACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 78 | #define I2C_CTRL_AUTOACK_DEFAULT (_I2C_CTRL_AUTOACK_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 79 | #define I2C_CTRL_AUTOSE (0x1UL << 3) /**< Automatic STOP when Empty */ |
| Kojto | 98:8ab26030e058 | 80 | #define _I2C_CTRL_AUTOSE_SHIFT 3 /**< Shift value for I2C_AUTOSE */ |
| Kojto | 98:8ab26030e058 | 81 | #define _I2C_CTRL_AUTOSE_MASK 0x8UL /**< Bit mask for I2C_AUTOSE */ |
| Kojto | 98:8ab26030e058 | 82 | #define _I2C_CTRL_AUTOSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 83 | #define I2C_CTRL_AUTOSE_DEFAULT (_I2C_CTRL_AUTOSE_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 84 | #define I2C_CTRL_AUTOSN (0x1UL << 4) /**< Automatic STOP on NACK */ |
| Kojto | 98:8ab26030e058 | 85 | #define _I2C_CTRL_AUTOSN_SHIFT 4 /**< Shift value for I2C_AUTOSN */ |
| Kojto | 98:8ab26030e058 | 86 | #define _I2C_CTRL_AUTOSN_MASK 0x10UL /**< Bit mask for I2C_AUTOSN */ |
| Kojto | 98:8ab26030e058 | 87 | #define _I2C_CTRL_AUTOSN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 88 | #define I2C_CTRL_AUTOSN_DEFAULT (_I2C_CTRL_AUTOSN_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 89 | #define I2C_CTRL_ARBDIS (0x1UL << 5) /**< Arbitration Disable */ |
| Kojto | 98:8ab26030e058 | 90 | #define _I2C_CTRL_ARBDIS_SHIFT 5 /**< Shift value for I2C_ARBDIS */ |
| Kojto | 98:8ab26030e058 | 91 | #define _I2C_CTRL_ARBDIS_MASK 0x20UL /**< Bit mask for I2C_ARBDIS */ |
| Kojto | 98:8ab26030e058 | 92 | #define _I2C_CTRL_ARBDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 93 | #define I2C_CTRL_ARBDIS_DEFAULT (_I2C_CTRL_ARBDIS_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 94 | #define I2C_CTRL_GCAMEN (0x1UL << 6) /**< General Call Address Match Enable */ |
| Kojto | 98:8ab26030e058 | 95 | #define _I2C_CTRL_GCAMEN_SHIFT 6 /**< Shift value for I2C_GCAMEN */ |
| Kojto | 98:8ab26030e058 | 96 | #define _I2C_CTRL_GCAMEN_MASK 0x40UL /**< Bit mask for I2C_GCAMEN */ |
| Kojto | 98:8ab26030e058 | 97 | #define _I2C_CTRL_GCAMEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 98 | #define I2C_CTRL_GCAMEN_DEFAULT (_I2C_CTRL_GCAMEN_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 99 | #define _I2C_CTRL_CLHR_SHIFT 8 /**< Shift value for I2C_CLHR */ |
| Kojto | 98:8ab26030e058 | 100 | #define _I2C_CTRL_CLHR_MASK 0x300UL /**< Bit mask for I2C_CLHR */ |
| Kojto | 98:8ab26030e058 | 101 | #define _I2C_CTRL_CLHR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 102 | #define _I2C_CTRL_CLHR_STANDARD 0x00000000UL /**< Mode STANDARD for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 103 | #define _I2C_CTRL_CLHR_ASYMMETRIC 0x00000001UL /**< Mode ASYMMETRIC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 104 | #define _I2C_CTRL_CLHR_FAST 0x00000002UL /**< Mode FAST for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 105 | #define I2C_CTRL_CLHR_DEFAULT (_I2C_CTRL_CLHR_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 106 | #define I2C_CTRL_CLHR_STANDARD (_I2C_CTRL_CLHR_STANDARD << 8) /**< Shifted mode STANDARD for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 107 | #define I2C_CTRL_CLHR_ASYMMETRIC (_I2C_CTRL_CLHR_ASYMMETRIC << 8) /**< Shifted mode ASYMMETRIC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 108 | #define I2C_CTRL_CLHR_FAST (_I2C_CTRL_CLHR_FAST << 8) /**< Shifted mode FAST for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 109 | #define _I2C_CTRL_BITO_SHIFT 12 /**< Shift value for I2C_BITO */ |
| Kojto | 98:8ab26030e058 | 110 | #define _I2C_CTRL_BITO_MASK 0x3000UL /**< Bit mask for I2C_BITO */ |
| Kojto | 98:8ab26030e058 | 111 | #define _I2C_CTRL_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 112 | #define _I2C_CTRL_BITO_OFF 0x00000000UL /**< Mode OFF for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 113 | #define _I2C_CTRL_BITO_40PCC 0x00000001UL /**< Mode 40PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 114 | #define _I2C_CTRL_BITO_80PCC 0x00000002UL /**< Mode 80PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 115 | #define _I2C_CTRL_BITO_160PCC 0x00000003UL /**< Mode 160PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 116 | #define I2C_CTRL_BITO_DEFAULT (_I2C_CTRL_BITO_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 117 | #define I2C_CTRL_BITO_OFF (_I2C_CTRL_BITO_OFF << 12) /**< Shifted mode OFF for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 118 | #define I2C_CTRL_BITO_40PCC (_I2C_CTRL_BITO_40PCC << 12) /**< Shifted mode 40PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 119 | #define I2C_CTRL_BITO_80PCC (_I2C_CTRL_BITO_80PCC << 12) /**< Shifted mode 80PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 120 | #define I2C_CTRL_BITO_160PCC (_I2C_CTRL_BITO_160PCC << 12) /**< Shifted mode 160PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 121 | #define I2C_CTRL_GIBITO (0x1UL << 15) /**< Go Idle on Bus Idle Timeout */ |
| Kojto | 98:8ab26030e058 | 122 | #define _I2C_CTRL_GIBITO_SHIFT 15 /**< Shift value for I2C_GIBITO */ |
| Kojto | 98:8ab26030e058 | 123 | #define _I2C_CTRL_GIBITO_MASK 0x8000UL /**< Bit mask for I2C_GIBITO */ |
| Kojto | 98:8ab26030e058 | 124 | #define _I2C_CTRL_GIBITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 125 | #define I2C_CTRL_GIBITO_DEFAULT (_I2C_CTRL_GIBITO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 126 | #define _I2C_CTRL_CLTO_SHIFT 16 /**< Shift value for I2C_CLTO */ |
| Kojto | 98:8ab26030e058 | 127 | #define _I2C_CTRL_CLTO_MASK 0x70000UL /**< Bit mask for I2C_CLTO */ |
| Kojto | 98:8ab26030e058 | 128 | #define _I2C_CTRL_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 129 | #define _I2C_CTRL_CLTO_OFF 0x00000000UL /**< Mode OFF for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 130 | #define _I2C_CTRL_CLTO_40PCC 0x00000001UL /**< Mode 40PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 131 | #define _I2C_CTRL_CLTO_80PCC 0x00000002UL /**< Mode 80PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 132 | #define _I2C_CTRL_CLTO_160PCC 0x00000003UL /**< Mode 160PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 133 | #define _I2C_CTRL_CLTO_320PPC 0x00000004UL /**< Mode 320PPC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 134 | #define _I2C_CTRL_CLTO_1024PPC 0x00000005UL /**< Mode 1024PPC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 135 | #define I2C_CTRL_CLTO_DEFAULT (_I2C_CTRL_CLTO_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 136 | #define I2C_CTRL_CLTO_OFF (_I2C_CTRL_CLTO_OFF << 16) /**< Shifted mode OFF for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 137 | #define I2C_CTRL_CLTO_40PCC (_I2C_CTRL_CLTO_40PCC << 16) /**< Shifted mode 40PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 138 | #define I2C_CTRL_CLTO_80PCC (_I2C_CTRL_CLTO_80PCC << 16) /**< Shifted mode 80PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 139 | #define I2C_CTRL_CLTO_160PCC (_I2C_CTRL_CLTO_160PCC << 16) /**< Shifted mode 160PCC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 140 | #define I2C_CTRL_CLTO_320PPC (_I2C_CTRL_CLTO_320PPC << 16) /**< Shifted mode 320PPC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 141 | #define I2C_CTRL_CLTO_1024PPC (_I2C_CTRL_CLTO_1024PPC << 16) /**< Shifted mode 1024PPC for I2C_CTRL */ |
| Kojto | 98:8ab26030e058 | 142 | |
| Kojto | 98:8ab26030e058 | 143 | /* Bit fields for I2C CMD */ |
| Kojto | 98:8ab26030e058 | 144 | #define _I2C_CMD_RESETVALUE 0x00000000UL /**< Default value for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 145 | #define _I2C_CMD_MASK 0x000000FFUL /**< Mask for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 146 | #define I2C_CMD_START (0x1UL << 0) /**< Send start condition */ |
| Kojto | 98:8ab26030e058 | 147 | #define _I2C_CMD_START_SHIFT 0 /**< Shift value for I2C_START */ |
| Kojto | 98:8ab26030e058 | 148 | #define _I2C_CMD_START_MASK 0x1UL /**< Bit mask for I2C_START */ |
| Kojto | 98:8ab26030e058 | 149 | #define _I2C_CMD_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 150 | #define I2C_CMD_START_DEFAULT (_I2C_CMD_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 151 | #define I2C_CMD_STOP (0x1UL << 1) /**< Send stop condition */ |
| Kojto | 98:8ab26030e058 | 152 | #define _I2C_CMD_STOP_SHIFT 1 /**< Shift value for I2C_STOP */ |
| Kojto | 98:8ab26030e058 | 153 | #define _I2C_CMD_STOP_MASK 0x2UL /**< Bit mask for I2C_STOP */ |
| Kojto | 98:8ab26030e058 | 154 | #define _I2C_CMD_STOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 155 | #define I2C_CMD_STOP_DEFAULT (_I2C_CMD_STOP_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 156 | #define I2C_CMD_ACK (0x1UL << 2) /**< Send ACK */ |
| Kojto | 98:8ab26030e058 | 157 | #define _I2C_CMD_ACK_SHIFT 2 /**< Shift value for I2C_ACK */ |
| Kojto | 98:8ab26030e058 | 158 | #define _I2C_CMD_ACK_MASK 0x4UL /**< Bit mask for I2C_ACK */ |
| Kojto | 98:8ab26030e058 | 159 | #define _I2C_CMD_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 160 | #define I2C_CMD_ACK_DEFAULT (_I2C_CMD_ACK_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 161 | #define I2C_CMD_NACK (0x1UL << 3) /**< Send NACK */ |
| Kojto | 98:8ab26030e058 | 162 | #define _I2C_CMD_NACK_SHIFT 3 /**< Shift value for I2C_NACK */ |
| Kojto | 98:8ab26030e058 | 163 | #define _I2C_CMD_NACK_MASK 0x8UL /**< Bit mask for I2C_NACK */ |
| Kojto | 98:8ab26030e058 | 164 | #define _I2C_CMD_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 165 | #define I2C_CMD_NACK_DEFAULT (_I2C_CMD_NACK_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 166 | #define I2C_CMD_CONT (0x1UL << 4) /**< Continue transmission */ |
| Kojto | 98:8ab26030e058 | 167 | #define _I2C_CMD_CONT_SHIFT 4 /**< Shift value for I2C_CONT */ |
| Kojto | 98:8ab26030e058 | 168 | #define _I2C_CMD_CONT_MASK 0x10UL /**< Bit mask for I2C_CONT */ |
| Kojto | 98:8ab26030e058 | 169 | #define _I2C_CMD_CONT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 170 | #define I2C_CMD_CONT_DEFAULT (_I2C_CMD_CONT_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 171 | #define I2C_CMD_ABORT (0x1UL << 5) /**< Abort transmission */ |
| Kojto | 98:8ab26030e058 | 172 | #define _I2C_CMD_ABORT_SHIFT 5 /**< Shift value for I2C_ABORT */ |
| Kojto | 98:8ab26030e058 | 173 | #define _I2C_CMD_ABORT_MASK 0x20UL /**< Bit mask for I2C_ABORT */ |
| Kojto | 98:8ab26030e058 | 174 | #define _I2C_CMD_ABORT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 175 | #define I2C_CMD_ABORT_DEFAULT (_I2C_CMD_ABORT_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 176 | #define I2C_CMD_CLEARTX (0x1UL << 6) /**< Clear TX */ |
| Kojto | 98:8ab26030e058 | 177 | #define _I2C_CMD_CLEARTX_SHIFT 6 /**< Shift value for I2C_CLEARTX */ |
| Kojto | 98:8ab26030e058 | 178 | #define _I2C_CMD_CLEARTX_MASK 0x40UL /**< Bit mask for I2C_CLEARTX */ |
| Kojto | 98:8ab26030e058 | 179 | #define _I2C_CMD_CLEARTX_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 180 | #define I2C_CMD_CLEARTX_DEFAULT (_I2C_CMD_CLEARTX_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 181 | #define I2C_CMD_CLEARPC (0x1UL << 7) /**< Clear Pending Commands */ |
| Kojto | 98:8ab26030e058 | 182 | #define _I2C_CMD_CLEARPC_SHIFT 7 /**< Shift value for I2C_CLEARPC */ |
| Kojto | 98:8ab26030e058 | 183 | #define _I2C_CMD_CLEARPC_MASK 0x80UL /**< Bit mask for I2C_CLEARPC */ |
| Kojto | 98:8ab26030e058 | 184 | #define _I2C_CMD_CLEARPC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 185 | #define I2C_CMD_CLEARPC_DEFAULT (_I2C_CMD_CLEARPC_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_CMD */ |
| Kojto | 98:8ab26030e058 | 186 | |
| Kojto | 98:8ab26030e058 | 187 | /* Bit fields for I2C STATE */ |
| Kojto | 98:8ab26030e058 | 188 | #define _I2C_STATE_RESETVALUE 0x00000001UL /**< Default value for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 189 | #define _I2C_STATE_MASK 0x000000FFUL /**< Mask for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 190 | #define I2C_STATE_BUSY (0x1UL << 0) /**< Bus Busy */ |
| Kojto | 98:8ab26030e058 | 191 | #define _I2C_STATE_BUSY_SHIFT 0 /**< Shift value for I2C_BUSY */ |
| Kojto | 98:8ab26030e058 | 192 | #define _I2C_STATE_BUSY_MASK 0x1UL /**< Bit mask for I2C_BUSY */ |
| Kojto | 98:8ab26030e058 | 193 | #define _I2C_STATE_BUSY_DEFAULT 0x00000001UL /**< Mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 194 | #define I2C_STATE_BUSY_DEFAULT (_I2C_STATE_BUSY_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 195 | #define I2C_STATE_MASTER (0x1UL << 1) /**< Master */ |
| Kojto | 98:8ab26030e058 | 196 | #define _I2C_STATE_MASTER_SHIFT 1 /**< Shift value for I2C_MASTER */ |
| Kojto | 98:8ab26030e058 | 197 | #define _I2C_STATE_MASTER_MASK 0x2UL /**< Bit mask for I2C_MASTER */ |
| Kojto | 98:8ab26030e058 | 198 | #define _I2C_STATE_MASTER_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 199 | #define I2C_STATE_MASTER_DEFAULT (_I2C_STATE_MASTER_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 200 | #define I2C_STATE_TRANSMITTER (0x1UL << 2) /**< Transmitter */ |
| Kojto | 98:8ab26030e058 | 201 | #define _I2C_STATE_TRANSMITTER_SHIFT 2 /**< Shift value for I2C_TRANSMITTER */ |
| Kojto | 98:8ab26030e058 | 202 | #define _I2C_STATE_TRANSMITTER_MASK 0x4UL /**< Bit mask for I2C_TRANSMITTER */ |
| Kojto | 98:8ab26030e058 | 203 | #define _I2C_STATE_TRANSMITTER_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 204 | #define I2C_STATE_TRANSMITTER_DEFAULT (_I2C_STATE_TRANSMITTER_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 205 | #define I2C_STATE_NACKED (0x1UL << 3) /**< Nack Received */ |
| Kojto | 98:8ab26030e058 | 206 | #define _I2C_STATE_NACKED_SHIFT 3 /**< Shift value for I2C_NACKED */ |
| Kojto | 98:8ab26030e058 | 207 | #define _I2C_STATE_NACKED_MASK 0x8UL /**< Bit mask for I2C_NACKED */ |
| Kojto | 98:8ab26030e058 | 208 | #define _I2C_STATE_NACKED_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 209 | #define I2C_STATE_NACKED_DEFAULT (_I2C_STATE_NACKED_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 210 | #define I2C_STATE_BUSHOLD (0x1UL << 4) /**< Bus Held */ |
| Kojto | 98:8ab26030e058 | 211 | #define _I2C_STATE_BUSHOLD_SHIFT 4 /**< Shift value for I2C_BUSHOLD */ |
| Kojto | 98:8ab26030e058 | 212 | #define _I2C_STATE_BUSHOLD_MASK 0x10UL /**< Bit mask for I2C_BUSHOLD */ |
| Kojto | 98:8ab26030e058 | 213 | #define _I2C_STATE_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 214 | #define I2C_STATE_BUSHOLD_DEFAULT (_I2C_STATE_BUSHOLD_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 215 | #define _I2C_STATE_STATE_SHIFT 5 /**< Shift value for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 216 | #define _I2C_STATE_STATE_MASK 0xE0UL /**< Bit mask for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 217 | #define _I2C_STATE_STATE_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 218 | #define _I2C_STATE_STATE_IDLE 0x00000000UL /**< Mode IDLE for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 219 | #define _I2C_STATE_STATE_WAIT 0x00000001UL /**< Mode WAIT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 220 | #define _I2C_STATE_STATE_START 0x00000002UL /**< Mode START for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 221 | #define _I2C_STATE_STATE_ADDR 0x00000003UL /**< Mode ADDR for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 222 | #define _I2C_STATE_STATE_ADDRACK 0x00000004UL /**< Mode ADDRACK for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 223 | #define _I2C_STATE_STATE_DATA 0x00000005UL /**< Mode DATA for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 224 | #define _I2C_STATE_STATE_DATAACK 0x00000006UL /**< Mode DATAACK for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 225 | #define I2C_STATE_STATE_DEFAULT (_I2C_STATE_STATE_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 226 | #define I2C_STATE_STATE_IDLE (_I2C_STATE_STATE_IDLE << 5) /**< Shifted mode IDLE for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 227 | #define I2C_STATE_STATE_WAIT (_I2C_STATE_STATE_WAIT << 5) /**< Shifted mode WAIT for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 228 | #define I2C_STATE_STATE_START (_I2C_STATE_STATE_START << 5) /**< Shifted mode START for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 229 | #define I2C_STATE_STATE_ADDR (_I2C_STATE_STATE_ADDR << 5) /**< Shifted mode ADDR for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 230 | #define I2C_STATE_STATE_ADDRACK (_I2C_STATE_STATE_ADDRACK << 5) /**< Shifted mode ADDRACK for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 231 | #define I2C_STATE_STATE_DATA (_I2C_STATE_STATE_DATA << 5) /**< Shifted mode DATA for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 232 | #define I2C_STATE_STATE_DATAACK (_I2C_STATE_STATE_DATAACK << 5) /**< Shifted mode DATAACK for I2C_STATE */ |
| Kojto | 98:8ab26030e058 | 233 | |
| Kojto | 98:8ab26030e058 | 234 | /* Bit fields for I2C STATUS */ |
| Kojto | 98:8ab26030e058 | 235 | #define _I2C_STATUS_RESETVALUE 0x00000080UL /**< Default value for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 236 | #define _I2C_STATUS_MASK 0x000001FFUL /**< Mask for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 237 | #define I2C_STATUS_PSTART (0x1UL << 0) /**< Pending START */ |
| Kojto | 98:8ab26030e058 | 238 | #define _I2C_STATUS_PSTART_SHIFT 0 /**< Shift value for I2C_PSTART */ |
| Kojto | 98:8ab26030e058 | 239 | #define _I2C_STATUS_PSTART_MASK 0x1UL /**< Bit mask for I2C_PSTART */ |
| Kojto | 98:8ab26030e058 | 240 | #define _I2C_STATUS_PSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 241 | #define I2C_STATUS_PSTART_DEFAULT (_I2C_STATUS_PSTART_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 242 | #define I2C_STATUS_PSTOP (0x1UL << 1) /**< Pending STOP */ |
| Kojto | 98:8ab26030e058 | 243 | #define _I2C_STATUS_PSTOP_SHIFT 1 /**< Shift value for I2C_PSTOP */ |
| Kojto | 98:8ab26030e058 | 244 | #define _I2C_STATUS_PSTOP_MASK 0x2UL /**< Bit mask for I2C_PSTOP */ |
| Kojto | 98:8ab26030e058 | 245 | #define _I2C_STATUS_PSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 246 | #define I2C_STATUS_PSTOP_DEFAULT (_I2C_STATUS_PSTOP_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 247 | #define I2C_STATUS_PACK (0x1UL << 2) /**< Pending ACK */ |
| Kojto | 98:8ab26030e058 | 248 | #define _I2C_STATUS_PACK_SHIFT 2 /**< Shift value for I2C_PACK */ |
| Kojto | 98:8ab26030e058 | 249 | #define _I2C_STATUS_PACK_MASK 0x4UL /**< Bit mask for I2C_PACK */ |
| Kojto | 98:8ab26030e058 | 250 | #define _I2C_STATUS_PACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 251 | #define I2C_STATUS_PACK_DEFAULT (_I2C_STATUS_PACK_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 252 | #define I2C_STATUS_PNACK (0x1UL << 3) /**< Pending NACK */ |
| Kojto | 98:8ab26030e058 | 253 | #define _I2C_STATUS_PNACK_SHIFT 3 /**< Shift value for I2C_PNACK */ |
| Kojto | 98:8ab26030e058 | 254 | #define _I2C_STATUS_PNACK_MASK 0x8UL /**< Bit mask for I2C_PNACK */ |
| Kojto | 98:8ab26030e058 | 255 | #define _I2C_STATUS_PNACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 256 | #define I2C_STATUS_PNACK_DEFAULT (_I2C_STATUS_PNACK_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 257 | #define I2C_STATUS_PCONT (0x1UL << 4) /**< Pending continue */ |
| Kojto | 98:8ab26030e058 | 258 | #define _I2C_STATUS_PCONT_SHIFT 4 /**< Shift value for I2C_PCONT */ |
| Kojto | 98:8ab26030e058 | 259 | #define _I2C_STATUS_PCONT_MASK 0x10UL /**< Bit mask for I2C_PCONT */ |
| Kojto | 98:8ab26030e058 | 260 | #define _I2C_STATUS_PCONT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 261 | #define I2C_STATUS_PCONT_DEFAULT (_I2C_STATUS_PCONT_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 262 | #define I2C_STATUS_PABORT (0x1UL << 5) /**< Pending abort */ |
| Kojto | 98:8ab26030e058 | 263 | #define _I2C_STATUS_PABORT_SHIFT 5 /**< Shift value for I2C_PABORT */ |
| Kojto | 98:8ab26030e058 | 264 | #define _I2C_STATUS_PABORT_MASK 0x20UL /**< Bit mask for I2C_PABORT */ |
| Kojto | 98:8ab26030e058 | 265 | #define _I2C_STATUS_PABORT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 266 | #define I2C_STATUS_PABORT_DEFAULT (_I2C_STATUS_PABORT_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 267 | #define I2C_STATUS_TXC (0x1UL << 6) /**< TX Complete */ |
| Kojto | 98:8ab26030e058 | 268 | #define _I2C_STATUS_TXC_SHIFT 6 /**< Shift value for I2C_TXC */ |
| Kojto | 98:8ab26030e058 | 269 | #define _I2C_STATUS_TXC_MASK 0x40UL /**< Bit mask for I2C_TXC */ |
| Kojto | 98:8ab26030e058 | 270 | #define _I2C_STATUS_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 271 | #define I2C_STATUS_TXC_DEFAULT (_I2C_STATUS_TXC_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 272 | #define I2C_STATUS_TXBL (0x1UL << 7) /**< TX Buffer Level */ |
| Kojto | 98:8ab26030e058 | 273 | #define _I2C_STATUS_TXBL_SHIFT 7 /**< Shift value for I2C_TXBL */ |
| Kojto | 98:8ab26030e058 | 274 | #define _I2C_STATUS_TXBL_MASK 0x80UL /**< Bit mask for I2C_TXBL */ |
| Kojto | 98:8ab26030e058 | 275 | #define _I2C_STATUS_TXBL_DEFAULT 0x00000001UL /**< Mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 276 | #define I2C_STATUS_TXBL_DEFAULT (_I2C_STATUS_TXBL_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 277 | #define I2C_STATUS_RXDATAV (0x1UL << 8) /**< RX Data Valid */ |
| Kojto | 98:8ab26030e058 | 278 | #define _I2C_STATUS_RXDATAV_SHIFT 8 /**< Shift value for I2C_RXDATAV */ |
| Kojto | 98:8ab26030e058 | 279 | #define _I2C_STATUS_RXDATAV_MASK 0x100UL /**< Bit mask for I2C_RXDATAV */ |
| Kojto | 98:8ab26030e058 | 280 | #define _I2C_STATUS_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 281 | #define I2C_STATUS_RXDATAV_DEFAULT (_I2C_STATUS_RXDATAV_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_STATUS */ |
| Kojto | 98:8ab26030e058 | 282 | |
| Kojto | 98:8ab26030e058 | 283 | /* Bit fields for I2C CLKDIV */ |
| Kojto | 98:8ab26030e058 | 284 | #define _I2C_CLKDIV_RESETVALUE 0x00000000UL /**< Default value for I2C_CLKDIV */ |
| Kojto | 98:8ab26030e058 | 285 | #define _I2C_CLKDIV_MASK 0x000001FFUL /**< Mask for I2C_CLKDIV */ |
| Kojto | 98:8ab26030e058 | 286 | #define _I2C_CLKDIV_DIV_SHIFT 0 /**< Shift value for I2C_DIV */ |
| Kojto | 98:8ab26030e058 | 287 | #define _I2C_CLKDIV_DIV_MASK 0x1FFUL /**< Bit mask for I2C_DIV */ |
| Kojto | 98:8ab26030e058 | 288 | #define _I2C_CLKDIV_DIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CLKDIV */ |
| Kojto | 98:8ab26030e058 | 289 | #define I2C_CLKDIV_DIV_DEFAULT (_I2C_CLKDIV_DIV_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_CLKDIV */ |
| Kojto | 98:8ab26030e058 | 290 | |
| Kojto | 98:8ab26030e058 | 291 | /* Bit fields for I2C SADDR */ |
| Kojto | 98:8ab26030e058 | 292 | #define _I2C_SADDR_RESETVALUE 0x00000000UL /**< Default value for I2C_SADDR */ |
| Kojto | 98:8ab26030e058 | 293 | #define _I2C_SADDR_MASK 0x000000FEUL /**< Mask for I2C_SADDR */ |
| Kojto | 98:8ab26030e058 | 294 | #define _I2C_SADDR_ADDR_SHIFT 1 /**< Shift value for I2C_ADDR */ |
| Kojto | 98:8ab26030e058 | 295 | #define _I2C_SADDR_ADDR_MASK 0xFEUL /**< Bit mask for I2C_ADDR */ |
| Kojto | 98:8ab26030e058 | 296 | #define _I2C_SADDR_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_SADDR */ |
| Kojto | 98:8ab26030e058 | 297 | #define I2C_SADDR_ADDR_DEFAULT (_I2C_SADDR_ADDR_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_SADDR */ |
| Kojto | 98:8ab26030e058 | 298 | |
| Kojto | 98:8ab26030e058 | 299 | /* Bit fields for I2C SADDRMASK */ |
| Kojto | 98:8ab26030e058 | 300 | #define _I2C_SADDRMASK_RESETVALUE 0x00000000UL /**< Default value for I2C_SADDRMASK */ |
| Kojto | 98:8ab26030e058 | 301 | #define _I2C_SADDRMASK_MASK 0x000000FEUL /**< Mask for I2C_SADDRMASK */ |
| Kojto | 98:8ab26030e058 | 302 | #define _I2C_SADDRMASK_MASK_SHIFT 1 /**< Shift value for I2C_MASK */ |
| Kojto | 98:8ab26030e058 | 303 | #define _I2C_SADDRMASK_MASK_MASK 0xFEUL /**< Bit mask for I2C_MASK */ |
| Kojto | 98:8ab26030e058 | 304 | #define _I2C_SADDRMASK_MASK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_SADDRMASK */ |
| Kojto | 98:8ab26030e058 | 305 | #define I2C_SADDRMASK_MASK_DEFAULT (_I2C_SADDRMASK_MASK_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_SADDRMASK */ |
| Kojto | 98:8ab26030e058 | 306 | |
| Kojto | 98:8ab26030e058 | 307 | /* Bit fields for I2C RXDATA */ |
| Kojto | 98:8ab26030e058 | 308 | #define _I2C_RXDATA_RESETVALUE 0x00000000UL /**< Default value for I2C_RXDATA */ |
| Kojto | 98:8ab26030e058 | 309 | #define _I2C_RXDATA_MASK 0x000000FFUL /**< Mask for I2C_RXDATA */ |
| Kojto | 98:8ab26030e058 | 310 | #define _I2C_RXDATA_RXDATA_SHIFT 0 /**< Shift value for I2C_RXDATA */ |
| Kojto | 98:8ab26030e058 | 311 | #define _I2C_RXDATA_RXDATA_MASK 0xFFUL /**< Bit mask for I2C_RXDATA */ |
| Kojto | 98:8ab26030e058 | 312 | #define _I2C_RXDATA_RXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDATA */ |
| Kojto | 98:8ab26030e058 | 313 | #define I2C_RXDATA_RXDATA_DEFAULT (_I2C_RXDATA_RXDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_RXDATA */ |
| Kojto | 98:8ab26030e058 | 314 | |
| Kojto | 98:8ab26030e058 | 315 | /* Bit fields for I2C RXDATAP */ |
| Kojto | 98:8ab26030e058 | 316 | #define _I2C_RXDATAP_RESETVALUE 0x00000000UL /**< Default value for I2C_RXDATAP */ |
| Kojto | 98:8ab26030e058 | 317 | #define _I2C_RXDATAP_MASK 0x000000FFUL /**< Mask for I2C_RXDATAP */ |
| Kojto | 98:8ab26030e058 | 318 | #define _I2C_RXDATAP_RXDATAP_SHIFT 0 /**< Shift value for I2C_RXDATAP */ |
| Kojto | 98:8ab26030e058 | 319 | #define _I2C_RXDATAP_RXDATAP_MASK 0xFFUL /**< Bit mask for I2C_RXDATAP */ |
| Kojto | 98:8ab26030e058 | 320 | #define _I2C_RXDATAP_RXDATAP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDATAP */ |
| Kojto | 98:8ab26030e058 | 321 | #define I2C_RXDATAP_RXDATAP_DEFAULT (_I2C_RXDATAP_RXDATAP_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_RXDATAP */ |
| Kojto | 98:8ab26030e058 | 322 | |
| Kojto | 98:8ab26030e058 | 323 | /* Bit fields for I2C TXDATA */ |
| Kojto | 98:8ab26030e058 | 324 | #define _I2C_TXDATA_RESETVALUE 0x00000000UL /**< Default value for I2C_TXDATA */ |
| Kojto | 98:8ab26030e058 | 325 | #define _I2C_TXDATA_MASK 0x000000FFUL /**< Mask for I2C_TXDATA */ |
| Kojto | 98:8ab26030e058 | 326 | #define _I2C_TXDATA_TXDATA_SHIFT 0 /**< Shift value for I2C_TXDATA */ |
| Kojto | 98:8ab26030e058 | 327 | #define _I2C_TXDATA_TXDATA_MASK 0xFFUL /**< Bit mask for I2C_TXDATA */ |
| Kojto | 98:8ab26030e058 | 328 | #define _I2C_TXDATA_TXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_TXDATA */ |
| Kojto | 98:8ab26030e058 | 329 | #define I2C_TXDATA_TXDATA_DEFAULT (_I2C_TXDATA_TXDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_TXDATA */ |
| Kojto | 98:8ab26030e058 | 330 | |
| Kojto | 98:8ab26030e058 | 331 | /* Bit fields for I2C IF */ |
| Kojto | 98:8ab26030e058 | 332 | #define _I2C_IF_RESETVALUE 0x00000010UL /**< Default value for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 333 | #define _I2C_IF_MASK 0x0001FFFFUL /**< Mask for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 334 | #define I2C_IF_START (0x1UL << 0) /**< START condition Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 335 | #define _I2C_IF_START_SHIFT 0 /**< Shift value for I2C_START */ |
| Kojto | 98:8ab26030e058 | 336 | #define _I2C_IF_START_MASK 0x1UL /**< Bit mask for I2C_START */ |
| Kojto | 98:8ab26030e058 | 337 | #define _I2C_IF_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 338 | #define I2C_IF_START_DEFAULT (_I2C_IF_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 339 | #define I2C_IF_RSTART (0x1UL << 1) /**< Repeated START condition Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 340 | #define _I2C_IF_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */ |
| Kojto | 98:8ab26030e058 | 341 | #define _I2C_IF_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */ |
| Kojto | 98:8ab26030e058 | 342 | #define _I2C_IF_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 343 | #define I2C_IF_RSTART_DEFAULT (_I2C_IF_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 344 | #define I2C_IF_ADDR (0x1UL << 2) /**< Address Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 345 | #define _I2C_IF_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */ |
| Kojto | 98:8ab26030e058 | 346 | #define _I2C_IF_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */ |
| Kojto | 98:8ab26030e058 | 347 | #define _I2C_IF_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 348 | #define I2C_IF_ADDR_DEFAULT (_I2C_IF_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 349 | #define I2C_IF_TXC (0x1UL << 3) /**< Transfer Completed Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 350 | #define _I2C_IF_TXC_SHIFT 3 /**< Shift value for I2C_TXC */ |
| Kojto | 98:8ab26030e058 | 351 | #define _I2C_IF_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */ |
| Kojto | 98:8ab26030e058 | 352 | #define _I2C_IF_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 353 | #define I2C_IF_TXC_DEFAULT (_I2C_IF_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 354 | #define I2C_IF_TXBL (0x1UL << 4) /**< Transmit Buffer Level Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 355 | #define _I2C_IF_TXBL_SHIFT 4 /**< Shift value for I2C_TXBL */ |
| Kojto | 98:8ab26030e058 | 356 | #define _I2C_IF_TXBL_MASK 0x10UL /**< Bit mask for I2C_TXBL */ |
| Kojto | 98:8ab26030e058 | 357 | #define _I2C_IF_TXBL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 358 | #define I2C_IF_TXBL_DEFAULT (_I2C_IF_TXBL_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 359 | #define I2C_IF_RXDATAV (0x1UL << 5) /**< Receive Data Valid Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 360 | #define _I2C_IF_RXDATAV_SHIFT 5 /**< Shift value for I2C_RXDATAV */ |
| Kojto | 98:8ab26030e058 | 361 | #define _I2C_IF_RXDATAV_MASK 0x20UL /**< Bit mask for I2C_RXDATAV */ |
| Kojto | 98:8ab26030e058 | 362 | #define _I2C_IF_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 363 | #define I2C_IF_RXDATAV_DEFAULT (_I2C_IF_RXDATAV_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 364 | #define I2C_IF_ACK (0x1UL << 6) /**< Acknowledge Received Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 365 | #define _I2C_IF_ACK_SHIFT 6 /**< Shift value for I2C_ACK */ |
| Kojto | 98:8ab26030e058 | 366 | #define _I2C_IF_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */ |
| Kojto | 98:8ab26030e058 | 367 | #define _I2C_IF_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 368 | #define I2C_IF_ACK_DEFAULT (_I2C_IF_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 369 | #define I2C_IF_NACK (0x1UL << 7) /**< Not Acknowledge Received Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 370 | #define _I2C_IF_NACK_SHIFT 7 /**< Shift value for I2C_NACK */ |
| Kojto | 98:8ab26030e058 | 371 | #define _I2C_IF_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */ |
| Kojto | 98:8ab26030e058 | 372 | #define _I2C_IF_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 373 | #define I2C_IF_NACK_DEFAULT (_I2C_IF_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 374 | #define I2C_IF_MSTOP (0x1UL << 8) /**< Master STOP Condition Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 375 | #define _I2C_IF_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */ |
| Kojto | 98:8ab26030e058 | 376 | #define _I2C_IF_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */ |
| Kojto | 98:8ab26030e058 | 377 | #define _I2C_IF_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 378 | #define I2C_IF_MSTOP_DEFAULT (_I2C_IF_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 379 | #define I2C_IF_ARBLOST (0x1UL << 9) /**< Arbitration Lost Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 380 | #define _I2C_IF_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */ |
| Kojto | 98:8ab26030e058 | 381 | #define _I2C_IF_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */ |
| Kojto | 98:8ab26030e058 | 382 | #define _I2C_IF_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 383 | #define I2C_IF_ARBLOST_DEFAULT (_I2C_IF_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 384 | #define I2C_IF_BUSERR (0x1UL << 10) /**< Bus Error Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 385 | #define _I2C_IF_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */ |
| Kojto | 98:8ab26030e058 | 386 | #define _I2C_IF_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */ |
| Kojto | 98:8ab26030e058 | 387 | #define _I2C_IF_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 388 | #define I2C_IF_BUSERR_DEFAULT (_I2C_IF_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 389 | #define I2C_IF_BUSHOLD (0x1UL << 11) /**< Bus Held Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 390 | #define _I2C_IF_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */ |
| Kojto | 98:8ab26030e058 | 391 | #define _I2C_IF_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */ |
| Kojto | 98:8ab26030e058 | 392 | #define _I2C_IF_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 393 | #define I2C_IF_BUSHOLD_DEFAULT (_I2C_IF_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 394 | #define I2C_IF_TXOF (0x1UL << 12) /**< Transmit Buffer Overflow Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 395 | #define _I2C_IF_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */ |
| Kojto | 98:8ab26030e058 | 396 | #define _I2C_IF_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */ |
| Kojto | 98:8ab26030e058 | 397 | #define _I2C_IF_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 398 | #define I2C_IF_TXOF_DEFAULT (_I2C_IF_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 399 | #define I2C_IF_RXUF (0x1UL << 13) /**< Receive Buffer Underflow Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 400 | #define _I2C_IF_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */ |
| Kojto | 98:8ab26030e058 | 401 | #define _I2C_IF_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */ |
| Kojto | 98:8ab26030e058 | 402 | #define _I2C_IF_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 403 | #define I2C_IF_RXUF_DEFAULT (_I2C_IF_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 404 | #define I2C_IF_BITO (0x1UL << 14) /**< Bus Idle Timeout Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 405 | #define _I2C_IF_BITO_SHIFT 14 /**< Shift value for I2C_BITO */ |
| Kojto | 98:8ab26030e058 | 406 | #define _I2C_IF_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */ |
| Kojto | 98:8ab26030e058 | 407 | #define _I2C_IF_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 408 | #define I2C_IF_BITO_DEFAULT (_I2C_IF_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 409 | #define I2C_IF_CLTO (0x1UL << 15) /**< Clock Low Timeout Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 410 | #define _I2C_IF_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */ |
| Kojto | 98:8ab26030e058 | 411 | #define _I2C_IF_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */ |
| Kojto | 98:8ab26030e058 | 412 | #define _I2C_IF_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 413 | #define I2C_IF_CLTO_DEFAULT (_I2C_IF_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 414 | #define I2C_IF_SSTOP (0x1UL << 16) /**< Slave STOP condition Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 415 | #define _I2C_IF_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */ |
| Kojto | 98:8ab26030e058 | 416 | #define _I2C_IF_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */ |
| Kojto | 98:8ab26030e058 | 417 | #define _I2C_IF_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 418 | #define I2C_IF_SSTOP_DEFAULT (_I2C_IF_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IF */ |
| Kojto | 98:8ab26030e058 | 419 | |
| Kojto | 98:8ab26030e058 | 420 | /* Bit fields for I2C IFS */ |
| Kojto | 98:8ab26030e058 | 421 | #define _I2C_IFS_RESETVALUE 0x00000000UL /**< Default value for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 422 | #define _I2C_IFS_MASK 0x0001FFCFUL /**< Mask for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 423 | #define I2C_IFS_START (0x1UL << 0) /**< Set START Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 424 | #define _I2C_IFS_START_SHIFT 0 /**< Shift value for I2C_START */ |
| Kojto | 98:8ab26030e058 | 425 | #define _I2C_IFS_START_MASK 0x1UL /**< Bit mask for I2C_START */ |
| Kojto | 98:8ab26030e058 | 426 | #define _I2C_IFS_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 427 | #define I2C_IFS_START_DEFAULT (_I2C_IFS_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 428 | #define I2C_IFS_RSTART (0x1UL << 1) /**< Set Repeated START Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 429 | #define _I2C_IFS_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */ |
| Kojto | 98:8ab26030e058 | 430 | #define _I2C_IFS_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */ |
| Kojto | 98:8ab26030e058 | 431 | #define _I2C_IFS_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 432 | #define I2C_IFS_RSTART_DEFAULT (_I2C_IFS_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 433 | #define I2C_IFS_ADDR (0x1UL << 2) /**< Set Address Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 434 | #define _I2C_IFS_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */ |
| Kojto | 98:8ab26030e058 | 435 | #define _I2C_IFS_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */ |
| Kojto | 98:8ab26030e058 | 436 | #define _I2C_IFS_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 437 | #define I2C_IFS_ADDR_DEFAULT (_I2C_IFS_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 438 | #define I2C_IFS_TXC (0x1UL << 3) /**< Set Transfer Completed Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 439 | #define _I2C_IFS_TXC_SHIFT 3 /**< Shift value for I2C_TXC */ |
| Kojto | 98:8ab26030e058 | 440 | #define _I2C_IFS_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */ |
| Kojto | 98:8ab26030e058 | 441 | #define _I2C_IFS_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 442 | #define I2C_IFS_TXC_DEFAULT (_I2C_IFS_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 443 | #define I2C_IFS_ACK (0x1UL << 6) /**< Set Acknowledge Received Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 444 | #define _I2C_IFS_ACK_SHIFT 6 /**< Shift value for I2C_ACK */ |
| Kojto | 98:8ab26030e058 | 445 | #define _I2C_IFS_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */ |
| Kojto | 98:8ab26030e058 | 446 | #define _I2C_IFS_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 447 | #define I2C_IFS_ACK_DEFAULT (_I2C_IFS_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 448 | #define I2C_IFS_NACK (0x1UL << 7) /**< Set Not Acknowledge Received Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 449 | #define _I2C_IFS_NACK_SHIFT 7 /**< Shift value for I2C_NACK */ |
| Kojto | 98:8ab26030e058 | 450 | #define _I2C_IFS_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */ |
| Kojto | 98:8ab26030e058 | 451 | #define _I2C_IFS_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 452 | #define I2C_IFS_NACK_DEFAULT (_I2C_IFS_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 453 | #define I2C_IFS_MSTOP (0x1UL << 8) /**< Set MSTOP Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 454 | #define _I2C_IFS_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */ |
| Kojto | 98:8ab26030e058 | 455 | #define _I2C_IFS_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */ |
| Kojto | 98:8ab26030e058 | 456 | #define _I2C_IFS_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 457 | #define I2C_IFS_MSTOP_DEFAULT (_I2C_IFS_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 458 | #define I2C_IFS_ARBLOST (0x1UL << 9) /**< Set Arbitration Lost Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 459 | #define _I2C_IFS_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */ |
| Kojto | 98:8ab26030e058 | 460 | #define _I2C_IFS_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */ |
| Kojto | 98:8ab26030e058 | 461 | #define _I2C_IFS_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 462 | #define I2C_IFS_ARBLOST_DEFAULT (_I2C_IFS_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 463 | #define I2C_IFS_BUSERR (0x1UL << 10) /**< Set Bus Error Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 464 | #define _I2C_IFS_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */ |
| Kojto | 98:8ab26030e058 | 465 | #define _I2C_IFS_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */ |
| Kojto | 98:8ab26030e058 | 466 | #define _I2C_IFS_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 467 | #define I2C_IFS_BUSERR_DEFAULT (_I2C_IFS_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 468 | #define I2C_IFS_BUSHOLD (0x1UL << 11) /**< Set Bus Held Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 469 | #define _I2C_IFS_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */ |
| Kojto | 98:8ab26030e058 | 470 | #define _I2C_IFS_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */ |
| Kojto | 98:8ab26030e058 | 471 | #define _I2C_IFS_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 472 | #define I2C_IFS_BUSHOLD_DEFAULT (_I2C_IFS_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 473 | #define I2C_IFS_TXOF (0x1UL << 12) /**< Set Transmit Buffer Overflow Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 474 | #define _I2C_IFS_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */ |
| Kojto | 98:8ab26030e058 | 475 | #define _I2C_IFS_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */ |
| Kojto | 98:8ab26030e058 | 476 | #define _I2C_IFS_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 477 | #define I2C_IFS_TXOF_DEFAULT (_I2C_IFS_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 478 | #define I2C_IFS_RXUF (0x1UL << 13) /**< Set Receive Buffer Underflow Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 479 | #define _I2C_IFS_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */ |
| Kojto | 98:8ab26030e058 | 480 | #define _I2C_IFS_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */ |
| Kojto | 98:8ab26030e058 | 481 | #define _I2C_IFS_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 482 | #define I2C_IFS_RXUF_DEFAULT (_I2C_IFS_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 483 | #define I2C_IFS_BITO (0x1UL << 14) /**< Set Bus Idle Timeout Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 484 | #define _I2C_IFS_BITO_SHIFT 14 /**< Shift value for I2C_BITO */ |
| Kojto | 98:8ab26030e058 | 485 | #define _I2C_IFS_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */ |
| Kojto | 98:8ab26030e058 | 486 | #define _I2C_IFS_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 487 | #define I2C_IFS_BITO_DEFAULT (_I2C_IFS_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 488 | #define I2C_IFS_CLTO (0x1UL << 15) /**< Set Clock Low Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 489 | #define _I2C_IFS_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */ |
| Kojto | 98:8ab26030e058 | 490 | #define _I2C_IFS_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */ |
| Kojto | 98:8ab26030e058 | 491 | #define _I2C_IFS_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 492 | #define I2C_IFS_CLTO_DEFAULT (_I2C_IFS_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 493 | #define I2C_IFS_SSTOP (0x1UL << 16) /**< Set SSTOP Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 494 | #define _I2C_IFS_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */ |
| Kojto | 98:8ab26030e058 | 495 | #define _I2C_IFS_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */ |
| Kojto | 98:8ab26030e058 | 496 | #define _I2C_IFS_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 497 | #define I2C_IFS_SSTOP_DEFAULT (_I2C_IFS_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IFS */ |
| Kojto | 98:8ab26030e058 | 498 | |
| Kojto | 98:8ab26030e058 | 499 | /* Bit fields for I2C IFC */ |
| Kojto | 98:8ab26030e058 | 500 | #define _I2C_IFC_RESETVALUE 0x00000000UL /**< Default value for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 501 | #define _I2C_IFC_MASK 0x0001FFCFUL /**< Mask for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 502 | #define I2C_IFC_START (0x1UL << 0) /**< Clear START Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 503 | #define _I2C_IFC_START_SHIFT 0 /**< Shift value for I2C_START */ |
| Kojto | 98:8ab26030e058 | 504 | #define _I2C_IFC_START_MASK 0x1UL /**< Bit mask for I2C_START */ |
| Kojto | 98:8ab26030e058 | 505 | #define _I2C_IFC_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 506 | #define I2C_IFC_START_DEFAULT (_I2C_IFC_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 507 | #define I2C_IFC_RSTART (0x1UL << 1) /**< Clear Repeated START Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 508 | #define _I2C_IFC_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */ |
| Kojto | 98:8ab26030e058 | 509 | #define _I2C_IFC_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */ |
| Kojto | 98:8ab26030e058 | 510 | #define _I2C_IFC_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 511 | #define I2C_IFC_RSTART_DEFAULT (_I2C_IFC_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 512 | #define I2C_IFC_ADDR (0x1UL << 2) /**< Clear Address Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 513 | #define _I2C_IFC_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */ |
| Kojto | 98:8ab26030e058 | 514 | #define _I2C_IFC_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */ |
| Kojto | 98:8ab26030e058 | 515 | #define _I2C_IFC_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 516 | #define I2C_IFC_ADDR_DEFAULT (_I2C_IFC_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 517 | #define I2C_IFC_TXC (0x1UL << 3) /**< Clear Transfer Completed Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 518 | #define _I2C_IFC_TXC_SHIFT 3 /**< Shift value for I2C_TXC */ |
| Kojto | 98:8ab26030e058 | 519 | #define _I2C_IFC_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */ |
| Kojto | 98:8ab26030e058 | 520 | #define _I2C_IFC_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 521 | #define I2C_IFC_TXC_DEFAULT (_I2C_IFC_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 522 | #define I2C_IFC_ACK (0x1UL << 6) /**< Clear Acknowledge Received Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 523 | #define _I2C_IFC_ACK_SHIFT 6 /**< Shift value for I2C_ACK */ |
| Kojto | 98:8ab26030e058 | 524 | #define _I2C_IFC_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */ |
| Kojto | 98:8ab26030e058 | 525 | #define _I2C_IFC_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 526 | #define I2C_IFC_ACK_DEFAULT (_I2C_IFC_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 527 | #define I2C_IFC_NACK (0x1UL << 7) /**< Clear Not Acknowledge Received Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 528 | #define _I2C_IFC_NACK_SHIFT 7 /**< Shift value for I2C_NACK */ |
| Kojto | 98:8ab26030e058 | 529 | #define _I2C_IFC_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */ |
| Kojto | 98:8ab26030e058 | 530 | #define _I2C_IFC_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 531 | #define I2C_IFC_NACK_DEFAULT (_I2C_IFC_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 532 | #define I2C_IFC_MSTOP (0x1UL << 8) /**< Clear MSTOP Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 533 | #define _I2C_IFC_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */ |
| Kojto | 98:8ab26030e058 | 534 | #define _I2C_IFC_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */ |
| Kojto | 98:8ab26030e058 | 535 | #define _I2C_IFC_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 536 | #define I2C_IFC_MSTOP_DEFAULT (_I2C_IFC_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 537 | #define I2C_IFC_ARBLOST (0x1UL << 9) /**< Clear Arbitration Lost Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 538 | #define _I2C_IFC_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */ |
| Kojto | 98:8ab26030e058 | 539 | #define _I2C_IFC_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */ |
| Kojto | 98:8ab26030e058 | 540 | #define _I2C_IFC_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 541 | #define I2C_IFC_ARBLOST_DEFAULT (_I2C_IFC_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 542 | #define I2C_IFC_BUSERR (0x1UL << 10) /**< Clear Bus Error Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 543 | #define _I2C_IFC_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */ |
| Kojto | 98:8ab26030e058 | 544 | #define _I2C_IFC_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */ |
| Kojto | 98:8ab26030e058 | 545 | #define _I2C_IFC_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 546 | #define I2C_IFC_BUSERR_DEFAULT (_I2C_IFC_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 547 | #define I2C_IFC_BUSHOLD (0x1UL << 11) /**< Clear Bus Held Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 548 | #define _I2C_IFC_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */ |
| Kojto | 98:8ab26030e058 | 549 | #define _I2C_IFC_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */ |
| Kojto | 98:8ab26030e058 | 550 | #define _I2C_IFC_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 551 | #define I2C_IFC_BUSHOLD_DEFAULT (_I2C_IFC_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 552 | #define I2C_IFC_TXOF (0x1UL << 12) /**< Clear Transmit Buffer Overflow Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 553 | #define _I2C_IFC_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */ |
| Kojto | 98:8ab26030e058 | 554 | #define _I2C_IFC_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */ |
| Kojto | 98:8ab26030e058 | 555 | #define _I2C_IFC_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 556 | #define I2C_IFC_TXOF_DEFAULT (_I2C_IFC_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 557 | #define I2C_IFC_RXUF (0x1UL << 13) /**< Clear Receive Buffer Underflow Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 558 | #define _I2C_IFC_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */ |
| Kojto | 98:8ab26030e058 | 559 | #define _I2C_IFC_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */ |
| Kojto | 98:8ab26030e058 | 560 | #define _I2C_IFC_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 561 | #define I2C_IFC_RXUF_DEFAULT (_I2C_IFC_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 562 | #define I2C_IFC_BITO (0x1UL << 14) /**< Clear Bus Idle Timeout Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 563 | #define _I2C_IFC_BITO_SHIFT 14 /**< Shift value for I2C_BITO */ |
| Kojto | 98:8ab26030e058 | 564 | #define _I2C_IFC_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */ |
| Kojto | 98:8ab26030e058 | 565 | #define _I2C_IFC_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 566 | #define I2C_IFC_BITO_DEFAULT (_I2C_IFC_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 567 | #define I2C_IFC_CLTO (0x1UL << 15) /**< Clear Clock Low Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 568 | #define _I2C_IFC_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */ |
| Kojto | 98:8ab26030e058 | 569 | #define _I2C_IFC_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */ |
| Kojto | 98:8ab26030e058 | 570 | #define _I2C_IFC_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 571 | #define I2C_IFC_CLTO_DEFAULT (_I2C_IFC_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 572 | #define I2C_IFC_SSTOP (0x1UL << 16) /**< Clear SSTOP Interrupt Flag */ |
| Kojto | 98:8ab26030e058 | 573 | #define _I2C_IFC_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */ |
| Kojto | 98:8ab26030e058 | 574 | #define _I2C_IFC_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */ |
| Kojto | 98:8ab26030e058 | 575 | #define _I2C_IFC_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 576 | #define I2C_IFC_SSTOP_DEFAULT (_I2C_IFC_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IFC */ |
| Kojto | 98:8ab26030e058 | 577 | |
| Kojto | 98:8ab26030e058 | 578 | /* Bit fields for I2C IEN */ |
| Kojto | 98:8ab26030e058 | 579 | #define _I2C_IEN_RESETVALUE 0x00000000UL /**< Default value for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 580 | #define _I2C_IEN_MASK 0x0001FFFFUL /**< Mask for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 581 | #define I2C_IEN_START (0x1UL << 0) /**< START Condition Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 582 | #define _I2C_IEN_START_SHIFT 0 /**< Shift value for I2C_START */ |
| Kojto | 98:8ab26030e058 | 583 | #define _I2C_IEN_START_MASK 0x1UL /**< Bit mask for I2C_START */ |
| Kojto | 98:8ab26030e058 | 584 | #define _I2C_IEN_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 585 | #define I2C_IEN_START_DEFAULT (_I2C_IEN_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 586 | #define I2C_IEN_RSTART (0x1UL << 1) /**< Repeated START condition Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 587 | #define _I2C_IEN_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */ |
| Kojto | 98:8ab26030e058 | 588 | #define _I2C_IEN_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */ |
| Kojto | 98:8ab26030e058 | 589 | #define _I2C_IEN_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 590 | #define I2C_IEN_RSTART_DEFAULT (_I2C_IEN_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 591 | #define I2C_IEN_ADDR (0x1UL << 2) /**< Address Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 592 | #define _I2C_IEN_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */ |
| Kojto | 98:8ab26030e058 | 593 | #define _I2C_IEN_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */ |
| Kojto | 98:8ab26030e058 | 594 | #define _I2C_IEN_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 595 | #define I2C_IEN_ADDR_DEFAULT (_I2C_IEN_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 596 | #define I2C_IEN_TXC (0x1UL << 3) /**< Transfer Completed Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 597 | #define _I2C_IEN_TXC_SHIFT 3 /**< Shift value for I2C_TXC */ |
| Kojto | 98:8ab26030e058 | 598 | #define _I2C_IEN_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */ |
| Kojto | 98:8ab26030e058 | 599 | #define _I2C_IEN_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 600 | #define I2C_IEN_TXC_DEFAULT (_I2C_IEN_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 601 | #define I2C_IEN_TXBL (0x1UL << 4) /**< Transmit Buffer level Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 602 | #define _I2C_IEN_TXBL_SHIFT 4 /**< Shift value for I2C_TXBL */ |
| Kojto | 98:8ab26030e058 | 603 | #define _I2C_IEN_TXBL_MASK 0x10UL /**< Bit mask for I2C_TXBL */ |
| Kojto | 98:8ab26030e058 | 604 | #define _I2C_IEN_TXBL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 605 | #define I2C_IEN_TXBL_DEFAULT (_I2C_IEN_TXBL_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 606 | #define I2C_IEN_RXDATAV (0x1UL << 5) /**< Receive Data Valid Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 607 | #define _I2C_IEN_RXDATAV_SHIFT 5 /**< Shift value for I2C_RXDATAV */ |
| Kojto | 98:8ab26030e058 | 608 | #define _I2C_IEN_RXDATAV_MASK 0x20UL /**< Bit mask for I2C_RXDATAV */ |
| Kojto | 98:8ab26030e058 | 609 | #define _I2C_IEN_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 610 | #define I2C_IEN_RXDATAV_DEFAULT (_I2C_IEN_RXDATAV_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 611 | #define I2C_IEN_ACK (0x1UL << 6) /**< Acknowledge Received Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 612 | #define _I2C_IEN_ACK_SHIFT 6 /**< Shift value for I2C_ACK */ |
| Kojto | 98:8ab26030e058 | 613 | #define _I2C_IEN_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */ |
| Kojto | 98:8ab26030e058 | 614 | #define _I2C_IEN_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 615 | #define I2C_IEN_ACK_DEFAULT (_I2C_IEN_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 616 | #define I2C_IEN_NACK (0x1UL << 7) /**< Not Acknowledge Received Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 617 | #define _I2C_IEN_NACK_SHIFT 7 /**< Shift value for I2C_NACK */ |
| Kojto | 98:8ab26030e058 | 618 | #define _I2C_IEN_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */ |
| Kojto | 98:8ab26030e058 | 619 | #define _I2C_IEN_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 620 | #define I2C_IEN_NACK_DEFAULT (_I2C_IEN_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 621 | #define I2C_IEN_MSTOP (0x1UL << 8) /**< MSTOP Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 622 | #define _I2C_IEN_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */ |
| Kojto | 98:8ab26030e058 | 623 | #define _I2C_IEN_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */ |
| Kojto | 98:8ab26030e058 | 624 | #define _I2C_IEN_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 625 | #define I2C_IEN_MSTOP_DEFAULT (_I2C_IEN_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 626 | #define I2C_IEN_ARBLOST (0x1UL << 9) /**< Arbitration Lost Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 627 | #define _I2C_IEN_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */ |
| Kojto | 98:8ab26030e058 | 628 | #define _I2C_IEN_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */ |
| Kojto | 98:8ab26030e058 | 629 | #define _I2C_IEN_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 630 | #define I2C_IEN_ARBLOST_DEFAULT (_I2C_IEN_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 631 | #define I2C_IEN_BUSERR (0x1UL << 10) /**< Bus Error Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 632 | #define _I2C_IEN_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */ |
| Kojto | 98:8ab26030e058 | 633 | #define _I2C_IEN_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */ |
| Kojto | 98:8ab26030e058 | 634 | #define _I2C_IEN_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 635 | #define I2C_IEN_BUSERR_DEFAULT (_I2C_IEN_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 636 | #define I2C_IEN_BUSHOLD (0x1UL << 11) /**< Bus Held Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 637 | #define _I2C_IEN_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */ |
| Kojto | 98:8ab26030e058 | 638 | #define _I2C_IEN_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */ |
| Kojto | 98:8ab26030e058 | 639 | #define _I2C_IEN_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 640 | #define I2C_IEN_BUSHOLD_DEFAULT (_I2C_IEN_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 641 | #define I2C_IEN_TXOF (0x1UL << 12) /**< Transmit Buffer Overflow Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 642 | #define _I2C_IEN_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */ |
| Kojto | 98:8ab26030e058 | 643 | #define _I2C_IEN_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */ |
| Kojto | 98:8ab26030e058 | 644 | #define _I2C_IEN_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 645 | #define I2C_IEN_TXOF_DEFAULT (_I2C_IEN_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 646 | #define I2C_IEN_RXUF (0x1UL << 13) /**< Receive Buffer Underflow Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 647 | #define _I2C_IEN_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */ |
| Kojto | 98:8ab26030e058 | 648 | #define _I2C_IEN_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */ |
| Kojto | 98:8ab26030e058 | 649 | #define _I2C_IEN_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 650 | #define I2C_IEN_RXUF_DEFAULT (_I2C_IEN_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 651 | #define I2C_IEN_BITO (0x1UL << 14) /**< Bus Idle Timeout Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 652 | #define _I2C_IEN_BITO_SHIFT 14 /**< Shift value for I2C_BITO */ |
| Kojto | 98:8ab26030e058 | 653 | #define _I2C_IEN_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */ |
| Kojto | 98:8ab26030e058 | 654 | #define _I2C_IEN_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 655 | #define I2C_IEN_BITO_DEFAULT (_I2C_IEN_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 656 | #define I2C_IEN_CLTO (0x1UL << 15) /**< Clock Low Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 657 | #define _I2C_IEN_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */ |
| Kojto | 98:8ab26030e058 | 658 | #define _I2C_IEN_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */ |
| Kojto | 98:8ab26030e058 | 659 | #define _I2C_IEN_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 660 | #define I2C_IEN_CLTO_DEFAULT (_I2C_IEN_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 661 | #define I2C_IEN_SSTOP (0x1UL << 16) /**< SSTOP Interrupt Enable */ |
| Kojto | 98:8ab26030e058 | 662 | #define _I2C_IEN_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */ |
| Kojto | 98:8ab26030e058 | 663 | #define _I2C_IEN_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */ |
| Kojto | 98:8ab26030e058 | 664 | #define _I2C_IEN_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 665 | #define I2C_IEN_SSTOP_DEFAULT (_I2C_IEN_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IEN */ |
| Kojto | 98:8ab26030e058 | 666 | |
| Kojto | 98:8ab26030e058 | 667 | /* Bit fields for I2C ROUTE */ |
| Kojto | 98:8ab26030e058 | 668 | #define _I2C_ROUTE_RESETVALUE 0x00000000UL /**< Default value for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 669 | #define _I2C_ROUTE_MASK 0x00000703UL /**< Mask for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 670 | #define I2C_ROUTE_SDAPEN (0x1UL << 0) /**< SDA Pin Enable */ |
| Kojto | 98:8ab26030e058 | 671 | #define _I2C_ROUTE_SDAPEN_SHIFT 0 /**< Shift value for I2C_SDAPEN */ |
| Kojto | 98:8ab26030e058 | 672 | #define _I2C_ROUTE_SDAPEN_MASK 0x1UL /**< Bit mask for I2C_SDAPEN */ |
| Kojto | 98:8ab26030e058 | 673 | #define _I2C_ROUTE_SDAPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 674 | #define I2C_ROUTE_SDAPEN_DEFAULT (_I2C_ROUTE_SDAPEN_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 675 | #define I2C_ROUTE_SCLPEN (0x1UL << 1) /**< SCL Pin Enable */ |
| Kojto | 98:8ab26030e058 | 676 | #define _I2C_ROUTE_SCLPEN_SHIFT 1 /**< Shift value for I2C_SCLPEN */ |
| Kojto | 98:8ab26030e058 | 677 | #define _I2C_ROUTE_SCLPEN_MASK 0x2UL /**< Bit mask for I2C_SCLPEN */ |
| Kojto | 98:8ab26030e058 | 678 | #define _I2C_ROUTE_SCLPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 679 | #define I2C_ROUTE_SCLPEN_DEFAULT (_I2C_ROUTE_SCLPEN_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 680 | #define _I2C_ROUTE_LOCATION_SHIFT 8 /**< Shift value for I2C_LOCATION */ |
| Kojto | 98:8ab26030e058 | 681 | #define _I2C_ROUTE_LOCATION_MASK 0x700UL /**< Bit mask for I2C_LOCATION */ |
| Kojto | 98:8ab26030e058 | 682 | #define _I2C_ROUTE_LOCATION_LOC0 0x00000000UL /**< Mode LOC0 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 683 | #define _I2C_ROUTE_LOCATION_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 684 | #define _I2C_ROUTE_LOCATION_LOC1 0x00000001UL /**< Mode LOC1 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 685 | #define _I2C_ROUTE_LOCATION_LOC2 0x00000002UL /**< Mode LOC2 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 686 | #define _I2C_ROUTE_LOCATION_LOC3 0x00000003UL /**< Mode LOC3 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 687 | #define _I2C_ROUTE_LOCATION_LOC4 0x00000004UL /**< Mode LOC4 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 688 | #define _I2C_ROUTE_LOCATION_LOC5 0x00000005UL /**< Mode LOC5 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 689 | #define _I2C_ROUTE_LOCATION_LOC6 0x00000006UL /**< Mode LOC6 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 690 | #define I2C_ROUTE_LOCATION_LOC0 (_I2C_ROUTE_LOCATION_LOC0 << 8) /**< Shifted mode LOC0 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 691 | #define I2C_ROUTE_LOCATION_DEFAULT (_I2C_ROUTE_LOCATION_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 692 | #define I2C_ROUTE_LOCATION_LOC1 (_I2C_ROUTE_LOCATION_LOC1 << 8) /**< Shifted mode LOC1 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 693 | #define I2C_ROUTE_LOCATION_LOC2 (_I2C_ROUTE_LOCATION_LOC2 << 8) /**< Shifted mode LOC2 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 694 | #define I2C_ROUTE_LOCATION_LOC3 (_I2C_ROUTE_LOCATION_LOC3 << 8) /**< Shifted mode LOC3 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 695 | #define I2C_ROUTE_LOCATION_LOC4 (_I2C_ROUTE_LOCATION_LOC4 << 8) /**< Shifted mode LOC4 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 696 | #define I2C_ROUTE_LOCATION_LOC5 (_I2C_ROUTE_LOCATION_LOC5 << 8) /**< Shifted mode LOC5 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 697 | #define I2C_ROUTE_LOCATION_LOC6 (_I2C_ROUTE_LOCATION_LOC6 << 8) /**< Shifted mode LOC6 for I2C_ROUTE */ |
| Kojto | 98:8ab26030e058 | 698 | |
| Kojto | 98:8ab26030e058 | 699 | /** @} End of group EFM32HG_I2C */ |
| Kojto | 98:8ab26030e058 | 700 | |
| Kojto | 98:8ab26030e058 | 701 |