Ermanno Brusadin / mbed-src

mbed library sources

targets/hal/TARGET_Freescale/TARGET_K20D50M/sleep.c@0:0a673c671a56, 2016-07-27 (annotated)

Committer:
ebrus
Date:
Wed Jul 27 18:35:32 2016 +0000
Revision:
0:0a673c671a56
4

Who changed what in which revision?

UserRevisionLine numberNew contents of line
ebrus 0:0a673c671a56 1 /* mbed Microcontroller Library
ebrus 0:0a673c671a56 2 * Copyright (c) 2006-2013 ARM Limited
ebrus 0:0a673c671a56 3 *
ebrus 0:0a673c671a56 4 * Licensed under the Apache License, Version 2.0 (the "License");
ebrus 0:0a673c671a56 5 * you may not use this file except in compliance with the License.
ebrus 0:0a673c671a56 6 * You may obtain a copy of the License at
ebrus 0:0a673c671a56 7 *
ebrus 0:0a673c671a56 8 * http://www.apache.org/licenses/LICENSE-2.0
ebrus 0:0a673c671a56 9 *
ebrus 0:0a673c671a56 10 * Unless required by applicable law or agreed to in writing, software
ebrus 0:0a673c671a56 11 * distributed under the License is distributed on an "AS IS" BASIS,
ebrus 0:0a673c671a56 12 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ebrus 0:0a673c671a56 13 * See the License for the specific language governing permissions and
ebrus 0:0a673c671a56 14 * limitations under the License.
ebrus 0:0a673c671a56 15 */
ebrus 0:0a673c671a56 16 #include "sleep_api.h"
ebrus 0:0a673c671a56 17 #include "cmsis.h"
ebrus 0:0a673c671a56 18
ebrus 0:0a673c671a56 19 //Normal wait mode
ebrus 0:0a673c671a56 20 void sleep(void)
ebrus 0:0a673c671a56 21 {
ebrus 0:0a673c671a56 22 SMC->PMPROT = SMC_PMPROT_AVLLS_MASK | SMC_PMPROT_ALLS_MASK | SMC_PMPROT_AVLP_MASK;
ebrus 0:0a673c671a56 23
ebrus 0:0a673c671a56 24 //Normal sleep mode for ARM core:
ebrus 0:0a673c671a56 25 SCB->SCR = 0;
ebrus 0:0a673c671a56 26 __WFI();
ebrus 0:0a673c671a56 27 }
ebrus 0:0a673c671a56 28
ebrus 0:0a673c671a56 29 //Very low-power stop mode
ebrus 0:0a673c671a56 30 void deepsleep(void)
ebrus 0:0a673c671a56 31 {
ebrus 0:0a673c671a56 32 //Check if PLL/FLL is enabled:
ebrus 0:0a673c671a56 33 uint32_t PLL_FLL_en = (MCG->C1 & MCG_C1_CLKS_MASK) == MCG_C1_CLKS(0);
ebrus 0:0a673c671a56 34
ebrus 0:0a673c671a56 35 SMC->PMPROT = SMC_PMPROT_AVLLS_MASK | SMC_PMPROT_ALLS_MASK | SMC_PMPROT_AVLP_MASK;
ebrus 0:0a673c671a56 36 SMC->PMCTRL = SMC_PMCTRL_STOPM(2);
ebrus 0:0a673c671a56 37
ebrus 0:0a673c671a56 38 //Deep sleep for ARM core:
ebrus 0:0a673c671a56 39 SCB->SCR = 1<<SCB_SCR_SLEEPDEEP_Pos;
ebrus 0:0a673c671a56 40
ebrus 0:0a673c671a56 41 __WFI();
ebrus 0:0a673c671a56 42
ebrus 0:0a673c671a56 43 //Switch back to PLL as clock source if needed
ebrus 0:0a673c671a56 44 //The interrupt that woke up the device will run at reduced speed
ebrus 0:0a673c671a56 45 if (PLL_FLL_en) {
ebrus 0:0a673c671a56 46 if (MCG->C6 & (1<<MCG_C6_PLLS_SHIFT) != 0) /* If PLL */
ebrus 0:0a673c671a56 47 while((MCG->S & MCG_S_LOCK0_MASK) == 0x00U); /* Wait until locked */
ebrus 0:0a673c671a56 48 MCG->C1 &= ~MCG_C1_CLKS_MASK;
ebrus 0:0a673c671a56 49 }
ebrus 0:0a673c671a56 50
ebrus 0:0a673c671a56 51 }