keniti akiba
/
f303_h_p1
f303_h_p1 1
stm32g031_lpusrt1_1/stm32g0xx_hal_msp.c@13:3defea0d9a9e, 2021-11-28 (annotated)
- Committer:
- caa45040
- Date:
- Sun Nov 28 01:28:50 2021 +0000
- Revision:
- 13:3defea0d9a9e
stm32g031_lpusrt1_1
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
caa45040 | 13:3defea0d9a9e | 1 | /* USER CODE BEGIN Header */ |
caa45040 | 13:3defea0d9a9e | 2 | /** |
caa45040 | 13:3defea0d9a9e | 3 | ****************************************************************************** |
caa45040 | 13:3defea0d9a9e | 4 | * @file stm32g0xx_hal_msp.c |
caa45040 | 13:3defea0d9a9e | 5 | * @brief This file provides code for the MSP Initialization |
caa45040 | 13:3defea0d9a9e | 6 | * and de-Initialization codes. |
caa45040 | 13:3defea0d9a9e | 7 | ****************************************************************************** |
caa45040 | 13:3defea0d9a9e | 8 | * @attention |
caa45040 | 13:3defea0d9a9e | 9 | * |
caa45040 | 13:3defea0d9a9e | 10 | * <h2><center>© Copyright (c) 2021 STMicroelectronics. |
caa45040 | 13:3defea0d9a9e | 11 | * All rights reserved.</center></h2> |
caa45040 | 13:3defea0d9a9e | 12 | * |
caa45040 | 13:3defea0d9a9e | 13 | * This software component is licensed by ST under BSD 3-Clause license, |
caa45040 | 13:3defea0d9a9e | 14 | * the "License"; You may not use this file except in compliance with the |
caa45040 | 13:3defea0d9a9e | 15 | * License. You may obtain a copy of the License at: |
caa45040 | 13:3defea0d9a9e | 16 | * opensource.org/licenses/BSD-3-Clause |
caa45040 | 13:3defea0d9a9e | 17 | * |
caa45040 | 13:3defea0d9a9e | 18 | ****************************************************************************** |
caa45040 | 13:3defea0d9a9e | 19 | */ |
caa45040 | 13:3defea0d9a9e | 20 | /* USER CODE END Header */ |
caa45040 | 13:3defea0d9a9e | 21 | |
caa45040 | 13:3defea0d9a9e | 22 | /* Includes ------------------------------------------------------------------*/ |
caa45040 | 13:3defea0d9a9e | 23 | #include "main.h" |
caa45040 | 13:3defea0d9a9e | 24 | /* USER CODE BEGIN Includes */ |
caa45040 | 13:3defea0d9a9e | 25 | |
caa45040 | 13:3defea0d9a9e | 26 | /* USER CODE END Includes */ |
caa45040 | 13:3defea0d9a9e | 27 | |
caa45040 | 13:3defea0d9a9e | 28 | /* Private typedef -----------------------------------------------------------*/ |
caa45040 | 13:3defea0d9a9e | 29 | /* USER CODE BEGIN TD */ |
caa45040 | 13:3defea0d9a9e | 30 | |
caa45040 | 13:3defea0d9a9e | 31 | /* USER CODE END TD */ |
caa45040 | 13:3defea0d9a9e | 32 | |
caa45040 | 13:3defea0d9a9e | 33 | /* Private define ------------------------------------------------------------*/ |
caa45040 | 13:3defea0d9a9e | 34 | /* USER CODE BEGIN Define */ |
caa45040 | 13:3defea0d9a9e | 35 | |
caa45040 | 13:3defea0d9a9e | 36 | /* USER CODE END Define */ |
caa45040 | 13:3defea0d9a9e | 37 | |
caa45040 | 13:3defea0d9a9e | 38 | /* Private macro -------------------------------------------------------------*/ |
caa45040 | 13:3defea0d9a9e | 39 | /* USER CODE BEGIN Macro */ |
caa45040 | 13:3defea0d9a9e | 40 | |
caa45040 | 13:3defea0d9a9e | 41 | /* USER CODE END Macro */ |
caa45040 | 13:3defea0d9a9e | 42 | |
caa45040 | 13:3defea0d9a9e | 43 | /* Private variables ---------------------------------------------------------*/ |
caa45040 | 13:3defea0d9a9e | 44 | /* USER CODE BEGIN PV */ |
caa45040 | 13:3defea0d9a9e | 45 | |
caa45040 | 13:3defea0d9a9e | 46 | /* USER CODE END PV */ |
caa45040 | 13:3defea0d9a9e | 47 | |
caa45040 | 13:3defea0d9a9e | 48 | /* Private function prototypes -----------------------------------------------*/ |
caa45040 | 13:3defea0d9a9e | 49 | /* USER CODE BEGIN PFP */ |
caa45040 | 13:3defea0d9a9e | 50 | |
caa45040 | 13:3defea0d9a9e | 51 | /* USER CODE END PFP */ |
caa45040 | 13:3defea0d9a9e | 52 | |
caa45040 | 13:3defea0d9a9e | 53 | /* External functions --------------------------------------------------------*/ |
caa45040 | 13:3defea0d9a9e | 54 | /* USER CODE BEGIN ExternalFunctions */ |
caa45040 | 13:3defea0d9a9e | 55 | |
caa45040 | 13:3defea0d9a9e | 56 | /* USER CODE END ExternalFunctions */ |
caa45040 | 13:3defea0d9a9e | 57 | |
caa45040 | 13:3defea0d9a9e | 58 | /* USER CODE BEGIN 0 */ |
caa45040 | 13:3defea0d9a9e | 59 | |
caa45040 | 13:3defea0d9a9e | 60 | /* USER CODE END 0 */ |
caa45040 | 13:3defea0d9a9e | 61 | /** |
caa45040 | 13:3defea0d9a9e | 62 | * Initializes the Global MSP. |
caa45040 | 13:3defea0d9a9e | 63 | */ |
caa45040 | 13:3defea0d9a9e | 64 | void HAL_MspInit(void) |
caa45040 | 13:3defea0d9a9e | 65 | { |
caa45040 | 13:3defea0d9a9e | 66 | /* USER CODE BEGIN MspInit 0 */ |
caa45040 | 13:3defea0d9a9e | 67 | |
caa45040 | 13:3defea0d9a9e | 68 | /* USER CODE END MspInit 0 */ |
caa45040 | 13:3defea0d9a9e | 69 | |
caa45040 | 13:3defea0d9a9e | 70 | __HAL_RCC_SYSCFG_CLK_ENABLE(); |
caa45040 | 13:3defea0d9a9e | 71 | __HAL_RCC_PWR_CLK_ENABLE(); |
caa45040 | 13:3defea0d9a9e | 72 | |
caa45040 | 13:3defea0d9a9e | 73 | /* System interrupt init*/ |
caa45040 | 13:3defea0d9a9e | 74 | |
caa45040 | 13:3defea0d9a9e | 75 | /* USER CODE BEGIN MspInit 1 */ |
caa45040 | 13:3defea0d9a9e | 76 | |
caa45040 | 13:3defea0d9a9e | 77 | /* USER CODE END MspInit 1 */ |
caa45040 | 13:3defea0d9a9e | 78 | } |
caa45040 | 13:3defea0d9a9e | 79 | |
caa45040 | 13:3defea0d9a9e | 80 | /** |
caa45040 | 13:3defea0d9a9e | 81 | * @brief UART MSP Initialization |
caa45040 | 13:3defea0d9a9e | 82 | * This function configures the hardware resources used in this example |
caa45040 | 13:3defea0d9a9e | 83 | * @param huart: UART handle pointer |
caa45040 | 13:3defea0d9a9e | 84 | * @retval None |
caa45040 | 13:3defea0d9a9e | 85 | */ |
caa45040 | 13:3defea0d9a9e | 86 | void HAL_UART_MspInit(UART_HandleTypeDef* huart) |
caa45040 | 13:3defea0d9a9e | 87 | { |
caa45040 | 13:3defea0d9a9e | 88 | GPIO_InitTypeDef GPIO_InitStruct = {0}; |
caa45040 | 13:3defea0d9a9e | 89 | if(huart->Instance==LPUART1) |
caa45040 | 13:3defea0d9a9e | 90 | { |
caa45040 | 13:3defea0d9a9e | 91 | /* USER CODE BEGIN LPUART1_MspInit 0 */ |
caa45040 | 13:3defea0d9a9e | 92 | |
caa45040 | 13:3defea0d9a9e | 93 | /* USER CODE END LPUART1_MspInit 0 */ |
caa45040 | 13:3defea0d9a9e | 94 | /* Peripheral clock enable */ |
caa45040 | 13:3defea0d9a9e | 95 | __HAL_RCC_LPUART1_CLK_ENABLE(); |
caa45040 | 13:3defea0d9a9e | 96 | |
caa45040 | 13:3defea0d9a9e | 97 | __HAL_RCC_GPIOA_CLK_ENABLE(); |
caa45040 | 13:3defea0d9a9e | 98 | /**LPUART1 GPIO Configuration |
caa45040 | 13:3defea0d9a9e | 99 | PA2 ------> LPUART1_TX |
caa45040 | 13:3defea0d9a9e | 100 | */ |
caa45040 | 13:3defea0d9a9e | 101 | GPIO_InitStruct.Pin = GPIO_PIN_2; |
caa45040 | 13:3defea0d9a9e | 102 | GPIO_InitStruct.Mode = GPIO_MODE_AF_OD; |
caa45040 | 13:3defea0d9a9e | 103 | GPIO_InitStruct.Pull = GPIO_PULLUP; |
caa45040 | 13:3defea0d9a9e | 104 | GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; |
caa45040 | 13:3defea0d9a9e | 105 | GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1; |
caa45040 | 13:3defea0d9a9e | 106 | HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); |
caa45040 | 13:3defea0d9a9e | 107 | |
caa45040 | 13:3defea0d9a9e | 108 | /* USER CODE BEGIN LPUART1_MspInit 1 */ |
caa45040 | 13:3defea0d9a9e | 109 | |
caa45040 | 13:3defea0d9a9e | 110 | /* USER CODE END LPUART1_MspInit 1 */ |
caa45040 | 13:3defea0d9a9e | 111 | } |
caa45040 | 13:3defea0d9a9e | 112 | |
caa45040 | 13:3defea0d9a9e | 113 | } |
caa45040 | 13:3defea0d9a9e | 114 | |
caa45040 | 13:3defea0d9a9e | 115 | /** |
caa45040 | 13:3defea0d9a9e | 116 | * @brief UART MSP De-Initialization |
caa45040 | 13:3defea0d9a9e | 117 | * This function freeze the hardware resources used in this example |
caa45040 | 13:3defea0d9a9e | 118 | * @param huart: UART handle pointer |
caa45040 | 13:3defea0d9a9e | 119 | * @retval None |
caa45040 | 13:3defea0d9a9e | 120 | */ |
caa45040 | 13:3defea0d9a9e | 121 | void HAL_UART_MspDeInit(UART_HandleTypeDef* huart) |
caa45040 | 13:3defea0d9a9e | 122 | { |
caa45040 | 13:3defea0d9a9e | 123 | if(huart->Instance==LPUART1) |
caa45040 | 13:3defea0d9a9e | 124 | { |
caa45040 | 13:3defea0d9a9e | 125 | /* USER CODE BEGIN LPUART1_MspDeInit 0 */ |
caa45040 | 13:3defea0d9a9e | 126 | |
caa45040 | 13:3defea0d9a9e | 127 | /* USER CODE END LPUART1_MspDeInit 0 */ |
caa45040 | 13:3defea0d9a9e | 128 | /* Peripheral clock disable */ |
caa45040 | 13:3defea0d9a9e | 129 | __HAL_RCC_LPUART1_CLK_DISABLE(); |
caa45040 | 13:3defea0d9a9e | 130 | |
caa45040 | 13:3defea0d9a9e | 131 | /**LPUART1 GPIO Configuration |
caa45040 | 13:3defea0d9a9e | 132 | PA2 ------> LPUART1_TX |
caa45040 | 13:3defea0d9a9e | 133 | */ |
caa45040 | 13:3defea0d9a9e | 134 | HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2); |
caa45040 | 13:3defea0d9a9e | 135 | |
caa45040 | 13:3defea0d9a9e | 136 | /* USER CODE BEGIN LPUART1_MspDeInit 1 */ |
caa45040 | 13:3defea0d9a9e | 137 | |
caa45040 | 13:3defea0d9a9e | 138 | /* USER CODE END LPUART1_MspDeInit 1 */ |
caa45040 | 13:3defea0d9a9e | 139 | } |
caa45040 | 13:3defea0d9a9e | 140 | |
caa45040 | 13:3defea0d9a9e | 141 | } |
caa45040 | 13:3defea0d9a9e | 142 | |
caa45040 | 13:3defea0d9a9e | 143 | /* USER CODE BEGIN 1 */ |
caa45040 | 13:3defea0d9a9e | 144 | |
caa45040 | 13:3defea0d9a9e | 145 | /* USER CODE END 1 */ |
caa45040 | 13:3defea0d9a9e | 146 | |
caa45040 | 13:3defea0d9a9e | 147 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |
caa45040 | 13:3defea0d9a9e | 148 |