TaeHwan Kim / MPU6050

ddwdwdrr

Fork of MPU6050 by Simon Garfieldsg

History

dddd default tip

2015-10-07, by antoine4375 [Wed, 07 Oct 2015 12:23:32 +0000] rev 3

dddd

mpu6050 cycle mode 1.25Hz it only get accl info. and when mpu get ready to read data, mpu INT pin active high

2015-10-07, by antoine4375 [Wed, 07 Oct 2015 06:58:05 +0000] rev 2

mpu6050 cycle mode 1.25Hz it only get accl info. and when mpu get ready to read data, mpu INT pin active high

Bugfix of memory issu

2013-05-08, by garfieldsg [Wed, 08 May 2013 00:34:55 +0000] rev 1

Bugfix of memory issu

first beta release

2013-01-11, by garfieldsg [Fri, 11 Jan 2013 00:54:28 +0000] rev 0

first beta release