Amit Gandhi / sensen_copy_2

t

Fork of mbed-dev by mbed official

targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_MTS_MDOT_F411RE/system_stm32f4xx.c@144:ef7eb2e8f9f7, 2016-09-02 (annotated)

Committer:
<>
Date:
Fri Sep 02 15:07:44 2016 +0100
Revision:
144:ef7eb2e8f9f7
Parent:
95:75b7d1f8d36d 
This updates the lib to the mbed lib v125

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 144:ef7eb2e8f9f7 1 /**
<> 144:ef7eb2e8f9f7 2 ******************************************************************************
<> 144:ef7eb2e8f9f7 3 * @file system_stm32f4xx.c
<> 144:ef7eb2e8f9f7 4 * @author MCD Application Team
<> 144:ef7eb2e8f9f7 5 * @version V2.5.0
<> 144:ef7eb2e8f9f7 6 * @date 22-April-2016
<> 144:ef7eb2e8f9f7 7 * @brief CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
<> 144:ef7eb2e8f9f7 8 *
<> 144:ef7eb2e8f9f7 9 * This file provides two functions and one global variable to be called from
<> 144:ef7eb2e8f9f7 10 * user application:
<> 144:ef7eb2e8f9f7 11 * - SystemInit(): This function is called at startup just after reset and
<> 144:ef7eb2e8f9f7 12 * before branch to main program. This call is made inside
<> 144:ef7eb2e8f9f7 13 * the "startup_stm32f4xx.s" file.
<> 144:ef7eb2e8f9f7 14 *
<> 144:ef7eb2e8f9f7 15 * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
<> 144:ef7eb2e8f9f7 16 * by the user application to setup the SysTick
<> 144:ef7eb2e8f9f7 17 * timer or configure other parameters.
<> 144:ef7eb2e8f9f7 18 *
<> 144:ef7eb2e8f9f7 19 * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
<> 144:ef7eb2e8f9f7 20 * be called whenever the core clock is changed
<> 144:ef7eb2e8f9f7 21 * during program execution.
<> 144:ef7eb2e8f9f7 22 *
<> 144:ef7eb2e8f9f7 23 * This file configures the system clock as follows:
<> 144:ef7eb2e8f9f7 24 *-----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 25 * System clock source | 1- PLL_HSE_EXTC | 3- PLL_HSI
<> 144:ef7eb2e8f9f7 26 * | (external 8 MHz clock) | (internal 16 MHz)
<> 144:ef7eb2e8f9f7 27 * | 2- PLL_HSE_XTAL |
<> 144:ef7eb2e8f9f7 28 * | (external 8 MHz xtal) |
<> 144:ef7eb2e8f9f7 29 *-----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 30 * SYSCLK(MHz) | 96 | 96
<> 144:ef7eb2e8f9f7 31 *-----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 32 * AHBCLK (MHz) | 96 | 96
<> 144:ef7eb2e8f9f7 33 *-----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 34 * APB1CLK (MHz) | 48 | 48
<> 144:ef7eb2e8f9f7 35 *-----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 36 * APB2CLK (MHz) | 96 | 96
<> 144:ef7eb2e8f9f7 37 *-----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 38 * USB capable (48 MHz precise clock) | YES | NO
<> 144:ef7eb2e8f9f7 39 *-----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 40 ******************************************************************************
<> 144:ef7eb2e8f9f7 41 * @attention
<> 144:ef7eb2e8f9f7 42 *
<> 144:ef7eb2e8f9f7 43 * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
<> 144:ef7eb2e8f9f7 44 *
<> 144:ef7eb2e8f9f7 45 * Redistribution and use in source and binary forms, with or without modification,
<> 144:ef7eb2e8f9f7 46 * are permitted provided that the following conditions are met:
<> 144:ef7eb2e8f9f7 47 * 1. Redistributions of source code must retain the above copyright notice,
<> 144:ef7eb2e8f9f7 48 * this list of conditions and the following disclaimer.
<> 144:ef7eb2e8f9f7 49 * 2. Redistributions in binary form must reproduce the above copyright notice,
<> 144:ef7eb2e8f9f7 50 * this list of conditions and the following disclaimer in the documentation
<> 144:ef7eb2e8f9f7 51 * and/or other materials provided with the distribution.
<> 144:ef7eb2e8f9f7 52 * 3. Neither the name of STMicroelectronics nor the names of its contributors
<> 144:ef7eb2e8f9f7 53 * may be used to endorse or promote products derived from this software
<> 144:ef7eb2e8f9f7 54 * without specific prior written permission.
<> 144:ef7eb2e8f9f7 55 *
<> 144:ef7eb2e8f9f7 56 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
<> 144:ef7eb2e8f9f7 57 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<> 144:ef7eb2e8f9f7 58 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
<> 144:ef7eb2e8f9f7 59 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
<> 144:ef7eb2e8f9f7 60 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
<> 144:ef7eb2e8f9f7 61 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
<> 144:ef7eb2e8f9f7 62 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
<> 144:ef7eb2e8f9f7 63 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
<> 144:ef7eb2e8f9f7 64 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
<> 144:ef7eb2e8f9f7 65 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
<> 144:ef7eb2e8f9f7 66 *
<> 144:ef7eb2e8f9f7 67 ******************************************************************************
<> 144:ef7eb2e8f9f7 68 */
<> 144:ef7eb2e8f9f7 69
<> 144:ef7eb2e8f9f7 70 /** @addtogroup CMSIS
<> 144:ef7eb2e8f9f7 71 * @{
<> 144:ef7eb2e8f9f7 72 */
<> 144:ef7eb2e8f9f7 73
<> 144:ef7eb2e8f9f7 74 /** @addtogroup stm32f4xx_system
<> 144:ef7eb2e8f9f7 75 * @{
<> 144:ef7eb2e8f9f7 76 */
<> 144:ef7eb2e8f9f7 77
<> 144:ef7eb2e8f9f7 78 /** @addtogroup STM32F4xx_System_Private_Includes
<> 144:ef7eb2e8f9f7 79 * @{
<> 144:ef7eb2e8f9f7 80 */
<> 144:ef7eb2e8f9f7 81
<> 144:ef7eb2e8f9f7 82
<> 144:ef7eb2e8f9f7 83 #include "stm32f4xx.h"
<> 144:ef7eb2e8f9f7 84 #include "hal_tick.h"
<> 144:ef7eb2e8f9f7 85
<> 144:ef7eb2e8f9f7 86 #if !defined (HSE_VALUE)
<> 144:ef7eb2e8f9f7 87 #define HSE_VALUE ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz */
<> 144:ef7eb2e8f9f7 88 #endif /* HSE_VALUE */
<> 144:ef7eb2e8f9f7 89
<> 144:ef7eb2e8f9f7 90 #if !defined (HSI_VALUE)
<> 144:ef7eb2e8f9f7 91 #define HSI_VALUE ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
<> 144:ef7eb2e8f9f7 92 #endif /* HSI_VALUE */
<> 144:ef7eb2e8f9f7 93
<> 144:ef7eb2e8f9f7 94 /**
<> 144:ef7eb2e8f9f7 95 * @}
<> 144:ef7eb2e8f9f7 96 */
<> 144:ef7eb2e8f9f7 97
<> 144:ef7eb2e8f9f7 98 /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
<> 144:ef7eb2e8f9f7 99 * @{
<> 144:ef7eb2e8f9f7 100 */
<> 144:ef7eb2e8f9f7 101
<> 144:ef7eb2e8f9f7 102 /**
<> 144:ef7eb2e8f9f7 103 * @}
<> 144:ef7eb2e8f9f7 104 */
<> 144:ef7eb2e8f9f7 105
<> 144:ef7eb2e8f9f7 106 /** @addtogroup STM32F4xx_System_Private_Defines
<> 144:ef7eb2e8f9f7 107 * @{
<> 144:ef7eb2e8f9f7 108 */
<> 144:ef7eb2e8f9f7 109
<> 144:ef7eb2e8f9f7 110 /************************* Miscellaneous Configuration ************************/
<> 144:ef7eb2e8f9f7 111 /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory */
<> 144:ef7eb2e8f9f7 112 #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
<> 144:ef7eb2e8f9f7 113 || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
<> 144:ef7eb2e8f9f7 114 || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
<> 144:ef7eb2e8f9f7 115 /* #define DATA_IN_ExtSRAM */
<> 144:ef7eb2e8f9f7 116 #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||\
<> 144:ef7eb2e8f9f7 117 STM32F412Zx || STM32F412Vx */
<> 144:ef7eb2e8f9f7 118
<> 144:ef7eb2e8f9f7 119 #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
<> 144:ef7eb2e8f9f7 120 || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
<> 144:ef7eb2e8f9f7 121 /* #define DATA_IN_ExtSDRAM */
<> 144:ef7eb2e8f9f7 122 #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||\
<> 144:ef7eb2e8f9f7 123 STM32F479xx */
<> 144:ef7eb2e8f9f7 124
<> 144:ef7eb2e8f9f7 125 /*!< Uncomment the following line if you need to relocate your vector Table in
<> 144:ef7eb2e8f9f7 126 Internal SRAM. */
<> 144:ef7eb2e8f9f7 127 /* #define VECT_TAB_SRAM */
<> 144:ef7eb2e8f9f7 128 #ifndef VECT_TAB_OFFSET
<> 144:ef7eb2e8f9f7 129 #define VECT_TAB_OFFSET 0x00 /*!< Vector Table base offset field.
<> 144:ef7eb2e8f9f7 130 This value must be a multiple of 0x200. */
<> 144:ef7eb2e8f9f7 131 #endif
<> 144:ef7eb2e8f9f7 132 /******************************************************************************/
<> 144:ef7eb2e8f9f7 133
<> 144:ef7eb2e8f9f7 134 /**
<> 144:ef7eb2e8f9f7 135 * @}
<> 144:ef7eb2e8f9f7 136 */
<> 144:ef7eb2e8f9f7 137
<> 144:ef7eb2e8f9f7 138 /** @addtogroup STM32F4xx_System_Private_Macros
<> 144:ef7eb2e8f9f7 139 * @{
<> 144:ef7eb2e8f9f7 140 */
<> 144:ef7eb2e8f9f7 141
<> 144:ef7eb2e8f9f7 142 /* Select the clock sources (other than HSI) to start with (0=OFF, 1=ON) */
<> 144:ef7eb2e8f9f7 143 #if !defined (USE_PLL_HSE_EXTC)
<> 144:ef7eb2e8f9f7 144 #define USE_PLL_HSE_EXTC (1) /* Use external clock */
<> 144:ef7eb2e8f9f7 145 #endif
<> 144:ef7eb2e8f9f7 146 #if !defined (USE_PLL_HSE_XTAL)
<> 144:ef7eb2e8f9f7 147 #define USE_PLL_HSE_XTAL (1) /* Use external xtal */
<> 144:ef7eb2e8f9f7 148 #endif
<> 144:ef7eb2e8f9f7 149
<> 144:ef7eb2e8f9f7 150 /**
<> 144:ef7eb2e8f9f7 151 * @}
<> 144:ef7eb2e8f9f7 152 */
<> 144:ef7eb2e8f9f7 153
<> 144:ef7eb2e8f9f7 154 /** @addtogroup STM32F4xx_System_Private_Variables
<> 144:ef7eb2e8f9f7 155 * @{
<> 144:ef7eb2e8f9f7 156 */
<> 144:ef7eb2e8f9f7 157 /* This variable is updated in three ways:
<> 144:ef7eb2e8f9f7 158 1) by calling CMSIS function SystemCoreClockUpdate()
<> 144:ef7eb2e8f9f7 159 2) by calling HAL API function HAL_RCC_GetHCLKFreq()
<> 144:ef7eb2e8f9f7 160 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
<> 144:ef7eb2e8f9f7 161 Note: If you use this function to configure the system clock; then there
<> 144:ef7eb2e8f9f7 162 is no need to call the 2 first functions listed above, since SystemCoreClock
<> 144:ef7eb2e8f9f7 163 variable is updated automatically.
<> 144:ef7eb2e8f9f7 164 */
<> 144:ef7eb2e8f9f7 165 uint32_t SystemCoreClock = 16000000;
<> 144:ef7eb2e8f9f7 166 const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
<> 144:ef7eb2e8f9f7 167
<> 144:ef7eb2e8f9f7 168 /**
<> 144:ef7eb2e8f9f7 169 * @}
<> 144:ef7eb2e8f9f7 170 */
<> 144:ef7eb2e8f9f7 171
<> 144:ef7eb2e8f9f7 172 /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
<> 144:ef7eb2e8f9f7 173 * @{
<> 144:ef7eb2e8f9f7 174 */
<> 144:ef7eb2e8f9f7 175
<> 144:ef7eb2e8f9f7 176 #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
<> 144:ef7eb2e8f9f7 177 static void SystemInit_ExtMemCtl(void);
<> 144:ef7eb2e8f9f7 178 #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
<> 144:ef7eb2e8f9f7 179
<> 144:ef7eb2e8f9f7 180 #if (USE_PLL_HSE_XTAL != 0) || (USE_PLL_HSE_EXTC != 0)
<> 144:ef7eb2e8f9f7 181 uint8_t SetSysClock_PLL_HSE(uint8_t bypass);
<> 144:ef7eb2e8f9f7 182 #endif
<> 144:ef7eb2e8f9f7 183
<> 144:ef7eb2e8f9f7 184 uint8_t SetSysClock_PLL_HSI(void);
<> 144:ef7eb2e8f9f7 185
<> 144:ef7eb2e8f9f7 186 /**
<> 144:ef7eb2e8f9f7 187 * @}
<> 144:ef7eb2e8f9f7 188 */
<> 144:ef7eb2e8f9f7 189
<> 144:ef7eb2e8f9f7 190 /** @addtogroup STM32F4xx_System_Private_Functions
<> 144:ef7eb2e8f9f7 191 * @{
<> 144:ef7eb2e8f9f7 192 */
<> 144:ef7eb2e8f9f7 193
<> 144:ef7eb2e8f9f7 194 /**
<> 144:ef7eb2e8f9f7 195 * @brief Setup the microcontroller system
<> 144:ef7eb2e8f9f7 196 * Initialize the FPU setting, vector table location and External memory
<> 144:ef7eb2e8f9f7 197 * configuration.
<> 144:ef7eb2e8f9f7 198 * @param None
<> 144:ef7eb2e8f9f7 199 * @retval None
<> 144:ef7eb2e8f9f7 200 */
<> 144:ef7eb2e8f9f7 201 void SystemInit(void)
<> 144:ef7eb2e8f9f7 202 {
<> 144:ef7eb2e8f9f7 203 /* FPU settings ------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 204 #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
<> 144:ef7eb2e8f9f7 205 SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2)); /* set CP10 and CP11 Full Access */
<> 144:ef7eb2e8f9f7 206 #endif
<> 144:ef7eb2e8f9f7 207 /* Reset the RCC clock configuration to the default reset state ------------*/
<> 144:ef7eb2e8f9f7 208 /* Set HSION bit */
<> 144:ef7eb2e8f9f7 209 RCC->CR |= (uint32_t)0x00000001;
<> 144:ef7eb2e8f9f7 210
<> 144:ef7eb2e8f9f7 211 /* Reset CFGR register */
<> 144:ef7eb2e8f9f7 212 RCC->CFGR = 0x00000000;
<> 144:ef7eb2e8f9f7 213
<> 144:ef7eb2e8f9f7 214 /* Reset HSEON, CSSON and PLLON bits */
<> 144:ef7eb2e8f9f7 215 RCC->CR &= (uint32_t)0xFEF6FFFF;
<> 144:ef7eb2e8f9f7 216
<> 144:ef7eb2e8f9f7 217 /* Reset PLLCFGR register */
<> 144:ef7eb2e8f9f7 218 RCC->PLLCFGR = 0x24003010;
<> 144:ef7eb2e8f9f7 219
<> 144:ef7eb2e8f9f7 220 /* Reset HSEBYP bit */
<> 144:ef7eb2e8f9f7 221 RCC->CR &= (uint32_t)0xFFFBFFFF;
<> 144:ef7eb2e8f9f7 222
<> 144:ef7eb2e8f9f7 223 /* Disable all interrupts */
<> 144:ef7eb2e8f9f7 224 RCC->CIR = 0x00000000;
<> 144:ef7eb2e8f9f7 225
<> 144:ef7eb2e8f9f7 226 #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
<> 144:ef7eb2e8f9f7 227 SystemInit_ExtMemCtl();
<> 144:ef7eb2e8f9f7 228 #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
<> 144:ef7eb2e8f9f7 229
<> 144:ef7eb2e8f9f7 230 /* Configure the Vector Table location add offset address ------------------*/
<> 144:ef7eb2e8f9f7 231 #ifdef VECT_TAB_SRAM
<> 144:ef7eb2e8f9f7 232 SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
<> 144:ef7eb2e8f9f7 233 #else
<> 144:ef7eb2e8f9f7 234 SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
<> 144:ef7eb2e8f9f7 235 #endif
<> 144:ef7eb2e8f9f7 236
<> 144:ef7eb2e8f9f7 237 /* Configure the Cube driver */
<> 144:ef7eb2e8f9f7 238 SystemCoreClock = 16000000; // At this stage the HSI is used as system clock
<> 144:ef7eb2e8f9f7 239 HAL_Init();
<> 144:ef7eb2e8f9f7 240
<> 144:ef7eb2e8f9f7 241 /* Configure the System clock source, PLL Multiplier and Divider factors,
<> 144:ef7eb2e8f9f7 242 AHB/APBx prescalers and Flash settings */
<> 144:ef7eb2e8f9f7 243 SetSysClock();
<> 144:ef7eb2e8f9f7 244
<> 144:ef7eb2e8f9f7 245 /* Reset the timer to avoid issues after the RAM initialization */
<> 144:ef7eb2e8f9f7 246 TIM_MST_RESET_ON;
<> 144:ef7eb2e8f9f7 247 TIM_MST_RESET_OFF;
<> 144:ef7eb2e8f9f7 248 }
<> 144:ef7eb2e8f9f7 249
<> 144:ef7eb2e8f9f7 250 /**
<> 144:ef7eb2e8f9f7 251 * @brief Update SystemCoreClock variable according to Clock Register Values.
<> 144:ef7eb2e8f9f7 252 * The SystemCoreClock variable contains the core clock (HCLK), it can
<> 144:ef7eb2e8f9f7 253 * be used by the user application to setup the SysTick timer or configure
<> 144:ef7eb2e8f9f7 254 * other parameters.
<> 144:ef7eb2e8f9f7 255 *
<> 144:ef7eb2e8f9f7 256 * @note Each time the core clock (HCLK) changes, this function must be called
<> 144:ef7eb2e8f9f7 257 * to update SystemCoreClock variable value. Otherwise, any configuration
<> 144:ef7eb2e8f9f7 258 * based on this variable will be incorrect.
<> 144:ef7eb2e8f9f7 259 *
<> 144:ef7eb2e8f9f7 260 * @note - The system frequency computed by this function is not the real
<> 144:ef7eb2e8f9f7 261 * frequency in the chip. It is calculated based on the predefined
<> 144:ef7eb2e8f9f7 262 * constant and the selected clock source:
<> 144:ef7eb2e8f9f7 263 *
<> 144:ef7eb2e8f9f7 264 * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
<> 144:ef7eb2e8f9f7 265 *
<> 144:ef7eb2e8f9f7 266 * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
<> 144:ef7eb2e8f9f7 267 *
<> 144:ef7eb2e8f9f7 268 * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
<> 144:ef7eb2e8f9f7 269 * or HSI_VALUE(*) multiplied/divided by the PLL factors.
<> 144:ef7eb2e8f9f7 270 *
<> 144:ef7eb2e8f9f7 271 * (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
<> 144:ef7eb2e8f9f7 272 * 16 MHz) but the real value may vary depending on the variations
<> 144:ef7eb2e8f9f7 273 * in voltage and temperature.
<> 144:ef7eb2e8f9f7 274 *
<> 144:ef7eb2e8f9f7 275 * (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
<> 144:ef7eb2e8f9f7 276 * depends on the application requirements), user has to ensure that HSE_VALUE
<> 144:ef7eb2e8f9f7 277 * is same as the real frequency of the crystal used. Otherwise, this function
<> 144:ef7eb2e8f9f7 278 * may have wrong result.
<> 144:ef7eb2e8f9f7 279 *
<> 144:ef7eb2e8f9f7 280 * - The result of this function could be not correct when using fractional
<> 144:ef7eb2e8f9f7 281 * value for HSE crystal.
<> 144:ef7eb2e8f9f7 282 *
<> 144:ef7eb2e8f9f7 283 * @param None
<> 144:ef7eb2e8f9f7 284 * @retval None
<> 144:ef7eb2e8f9f7 285 */
<> 144:ef7eb2e8f9f7 286 void SystemCoreClockUpdate(void)
<> 144:ef7eb2e8f9f7 287 {
<> 144:ef7eb2e8f9f7 288 uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
<> 144:ef7eb2e8f9f7 289
<> 144:ef7eb2e8f9f7 290 /* Get SYSCLK source -------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 291 tmp = RCC->CFGR & RCC_CFGR_SWS;
<> 144:ef7eb2e8f9f7 292
<> 144:ef7eb2e8f9f7 293 switch (tmp)
<> 144:ef7eb2e8f9f7 294 {
<> 144:ef7eb2e8f9f7 295 case 0x00: /* HSI used as system clock source */
<> 144:ef7eb2e8f9f7 296 SystemCoreClock = HSI_VALUE;
<> 144:ef7eb2e8f9f7 297 break;
<> 144:ef7eb2e8f9f7 298 case 0x04: /* HSE used as system clock source */
<> 144:ef7eb2e8f9f7 299 SystemCoreClock = HSE_VALUE;
<> 144:ef7eb2e8f9f7 300 break;
<> 144:ef7eb2e8f9f7 301 case 0x08: /* PLL used as system clock source */
<> 144:ef7eb2e8f9f7 302
<> 144:ef7eb2e8f9f7 303 /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
<> 144:ef7eb2e8f9f7 304 SYSCLK = PLL_VCO / PLL_P
<> 144:ef7eb2e8f9f7 305 */
<> 144:ef7eb2e8f9f7 306 pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
<> 144:ef7eb2e8f9f7 307 pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
<> 144:ef7eb2e8f9f7 308
<> 144:ef7eb2e8f9f7 309 if (pllsource != 0)
<> 144:ef7eb2e8f9f7 310 {
<> 144:ef7eb2e8f9f7 311 /* HSE used as PLL clock source */
<> 144:ef7eb2e8f9f7 312 pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
<> 144:ef7eb2e8f9f7 313 }
<> 144:ef7eb2e8f9f7 314 else
<> 144:ef7eb2e8f9f7 315 {
<> 144:ef7eb2e8f9f7 316 /* HSI used as PLL clock source */
<> 144:ef7eb2e8f9f7 317 pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
<> 144:ef7eb2e8f9f7 318 }
<> 144:ef7eb2e8f9f7 319
<> 144:ef7eb2e8f9f7 320 pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
<> 144:ef7eb2e8f9f7 321 SystemCoreClock = pllvco/pllp;
<> 144:ef7eb2e8f9f7 322 break;
<> 144:ef7eb2e8f9f7 323 default:
<> 144:ef7eb2e8f9f7 324 SystemCoreClock = HSI_VALUE;
<> 144:ef7eb2e8f9f7 325 break;
<> 144:ef7eb2e8f9f7 326 }
<> 144:ef7eb2e8f9f7 327 /* Compute HCLK frequency --------------------------------------------------*/
<> 144:ef7eb2e8f9f7 328 /* Get HCLK prescaler */
<> 144:ef7eb2e8f9f7 329 tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
<> 144:ef7eb2e8f9f7 330 /* HCLK frequency */
<> 144:ef7eb2e8f9f7 331 SystemCoreClock >>= tmp;
<> 144:ef7eb2e8f9f7 332 }
<> 144:ef7eb2e8f9f7 333
<> 144:ef7eb2e8f9f7 334 #if defined (DATA_IN_ExtSRAM) && defined (DATA_IN_ExtSDRAM)
<> 144:ef7eb2e8f9f7 335 #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
<> 144:ef7eb2e8f9f7 336 defined(STM32F469xx) || defined(STM32F479xx)
<> 144:ef7eb2e8f9f7 337 /**
<> 144:ef7eb2e8f9f7 338 * @brief Setup the external memory controller.
<> 144:ef7eb2e8f9f7 339 * Called in startup_stm32f4xx.s before jump to main.
<> 144:ef7eb2e8f9f7 340 * This function configures the external memories (SRAM/SDRAM)
<> 144:ef7eb2e8f9f7 341 * This SRAM/SDRAM will be used as program data memory (including heap and stack).
<> 144:ef7eb2e8f9f7 342 * @param None
<> 144:ef7eb2e8f9f7 343 * @retval None
<> 144:ef7eb2e8f9f7 344 */
<> 144:ef7eb2e8f9f7 345 void SystemInit_ExtMemCtl(void)
<> 144:ef7eb2e8f9f7 346 {
<> 144:ef7eb2e8f9f7 347 __IO uint32_t tmp = 0x00;
<> 144:ef7eb2e8f9f7 348
<> 144:ef7eb2e8f9f7 349 register uint32_t tmpreg = 0, timeout = 0xFFFF;
<> 144:ef7eb2e8f9f7 350 register __IO uint32_t index;
<> 144:ef7eb2e8f9f7 351
<> 144:ef7eb2e8f9f7 352 /* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface clock */
<> 144:ef7eb2e8f9f7 353 RCC->AHB1ENR |= 0x000001F8;
<> 144:ef7eb2e8f9f7 354
<> 144:ef7eb2e8f9f7 355 /* Delay after an RCC peripheral clock enabling */
<> 144:ef7eb2e8f9f7 356 tmp = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);
<> 144:ef7eb2e8f9f7 357
<> 144:ef7eb2e8f9f7 358 /* Connect PDx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 359 GPIOD->AFR[0] = 0x00CCC0CC;
<> 144:ef7eb2e8f9f7 360 GPIOD->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 361 /* Configure PDx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 362 GPIOD->MODER = 0xAAAA0A8A;
<> 144:ef7eb2e8f9f7 363 /* Configure PDx pins speed to 100 MHz */
<> 144:ef7eb2e8f9f7 364 GPIOD->OSPEEDR = 0xFFFF0FCF;
<> 144:ef7eb2e8f9f7 365 /* Configure PDx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 366 GPIOD->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 367 /* No pull-up, pull-down for PDx pins */
<> 144:ef7eb2e8f9f7 368 GPIOD->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 369
<> 144:ef7eb2e8f9f7 370 /* Connect PEx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 371 GPIOE->AFR[0] = 0xC00CC0CC;
<> 144:ef7eb2e8f9f7 372 GPIOE->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 373 /* Configure PEx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 374 GPIOE->MODER = 0xAAAA828A;
<> 144:ef7eb2e8f9f7 375 /* Configure PEx pins speed to 100 MHz */
<> 144:ef7eb2e8f9f7 376 GPIOE->OSPEEDR = 0xFFFFC3CF;
<> 144:ef7eb2e8f9f7 377 /* Configure PEx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 378 GPIOE->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 379 /* No pull-up, pull-down for PEx pins */
<> 144:ef7eb2e8f9f7 380 GPIOE->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 381
<> 144:ef7eb2e8f9f7 382 /* Connect PFx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 383 GPIOF->AFR[0] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 384 GPIOF->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 385 /* Configure PFx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 386 GPIOF->MODER = 0xAA800AAA;
<> 144:ef7eb2e8f9f7 387 /* Configure PFx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 388 GPIOF->OSPEEDR = 0xAA800AAA;
<> 144:ef7eb2e8f9f7 389 /* Configure PFx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 390 GPIOF->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 391 /* No pull-up, pull-down for PFx pins */
<> 144:ef7eb2e8f9f7 392 GPIOF->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 393
<> 144:ef7eb2e8f9f7 394 /* Connect PGx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 395 GPIOG->AFR[0] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 396 GPIOG->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 397 /* Configure PGx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 398 GPIOG->MODER = 0xAAAAAAAA;
<> 144:ef7eb2e8f9f7 399 /* Configure PGx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 400 GPIOG->OSPEEDR = 0xAAAAAAAA;
<> 144:ef7eb2e8f9f7 401 /* Configure PGx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 402 GPIOG->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 403 /* No pull-up, pull-down for PGx pins */
<> 144:ef7eb2e8f9f7 404 GPIOG->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 405
<> 144:ef7eb2e8f9f7 406 /* Connect PHx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 407 GPIOH->AFR[0] = 0x00C0CC00;
<> 144:ef7eb2e8f9f7 408 GPIOH->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 409 /* Configure PHx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 410 GPIOH->MODER = 0xAAAA08A0;
<> 144:ef7eb2e8f9f7 411 /* Configure PHx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 412 GPIOH->OSPEEDR = 0xAAAA08A0;
<> 144:ef7eb2e8f9f7 413 /* Configure PHx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 414 GPIOH->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 415 /* No pull-up, pull-down for PHx pins */
<> 144:ef7eb2e8f9f7 416 GPIOH->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 417
<> 144:ef7eb2e8f9f7 418 /* Connect PIx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 419 GPIOI->AFR[0] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 420 GPIOI->AFR[1] = 0x00000CC0;
<> 144:ef7eb2e8f9f7 421 /* Configure PIx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 422 GPIOI->MODER = 0x0028AAAA;
<> 144:ef7eb2e8f9f7 423 /* Configure PIx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 424 GPIOI->OSPEEDR = 0x0028AAAA;
<> 144:ef7eb2e8f9f7 425 /* Configure PIx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 426 GPIOI->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 427 /* No pull-up, pull-down for PIx pins */
<> 144:ef7eb2e8f9f7 428 GPIOI->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 429
<> 144:ef7eb2e8f9f7 430 /*-- FMC Configuration -------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 431 /* Enable the FMC interface clock */
<> 144:ef7eb2e8f9f7 432 RCC->AHB3ENR |= 0x00000001;
<> 144:ef7eb2e8f9f7 433 /* Delay after an RCC peripheral clock enabling */
<> 144:ef7eb2e8f9f7 434 tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
<> 144:ef7eb2e8f9f7 435
<> 144:ef7eb2e8f9f7 436 FMC_Bank5_6->SDCR[0] = 0x000019E4;
<> 144:ef7eb2e8f9f7 437 FMC_Bank5_6->SDTR[0] = 0x01115351;
<> 144:ef7eb2e8f9f7 438
<> 144:ef7eb2e8f9f7 439 /* SDRAM initialization sequence */
<> 144:ef7eb2e8f9f7 440 /* Clock enable command */
<> 144:ef7eb2e8f9f7 441 FMC_Bank5_6->SDCMR = 0x00000011;
<> 144:ef7eb2e8f9f7 442 tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
<> 144:ef7eb2e8f9f7 443 while((tmpreg != 0) && (timeout-- > 0))
<> 144:ef7eb2e8f9f7 444 {
<> 144:ef7eb2e8f9f7 445 tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
<> 144:ef7eb2e8f9f7 446 }
<> 144:ef7eb2e8f9f7 447
<> 144:ef7eb2e8f9f7 448 /* Delay */
<> 144:ef7eb2e8f9f7 449 for (index = 0; index<1000; index++);
<> 144:ef7eb2e8f9f7 450
<> 144:ef7eb2e8f9f7 451 /* PALL command */
<> 144:ef7eb2e8f9f7 452 FMC_Bank5_6->SDCMR = 0x00000012;
<> 144:ef7eb2e8f9f7 453 timeout = 0xFFFF;
<> 144:ef7eb2e8f9f7 454 while((tmpreg != 0) && (timeout-- > 0))
<> 144:ef7eb2e8f9f7 455 {
<> 144:ef7eb2e8f9f7 456 tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
<> 144:ef7eb2e8f9f7 457 }
<> 144:ef7eb2e8f9f7 458
<> 144:ef7eb2e8f9f7 459 /* Auto refresh command */
<> 144:ef7eb2e8f9f7 460 FMC_Bank5_6->SDCMR = 0x00000073;
<> 144:ef7eb2e8f9f7 461 timeout = 0xFFFF;
<> 144:ef7eb2e8f9f7 462 while((tmpreg != 0) && (timeout-- > 0))
<> 144:ef7eb2e8f9f7 463 {
<> 144:ef7eb2e8f9f7 464 tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
<> 144:ef7eb2e8f9f7 465 }
<> 144:ef7eb2e8f9f7 466
<> 144:ef7eb2e8f9f7 467 /* MRD register program */
<> 144:ef7eb2e8f9f7 468 FMC_Bank5_6->SDCMR = 0x00046014;
<> 144:ef7eb2e8f9f7 469 timeout = 0xFFFF;
<> 144:ef7eb2e8f9f7 470 while((tmpreg != 0) && (timeout-- > 0))
<> 144:ef7eb2e8f9f7 471 {
<> 144:ef7eb2e8f9f7 472 tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
<> 144:ef7eb2e8f9f7 473 }
<> 144:ef7eb2e8f9f7 474
<> 144:ef7eb2e8f9f7 475 /* Set refresh count */
<> 144:ef7eb2e8f9f7 476 tmpreg = FMC_Bank5_6->SDRTR;
<> 144:ef7eb2e8f9f7 477 FMC_Bank5_6->SDRTR = (tmpreg | (0x0000027C<<1));
<> 144:ef7eb2e8f9f7 478
<> 144:ef7eb2e8f9f7 479 /* Disable write protection */
<> 144:ef7eb2e8f9f7 480 tmpreg = FMC_Bank5_6->SDCR[0];
<> 144:ef7eb2e8f9f7 481 FMC_Bank5_6->SDCR[0] = (tmpreg & 0xFFFFFDFF);
<> 144:ef7eb2e8f9f7 482
<> 144:ef7eb2e8f9f7 483 #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
<> 144:ef7eb2e8f9f7 484 /* Configure and enable Bank1_SRAM2 */
<> 144:ef7eb2e8f9f7 485 FMC_Bank1->BTCR[2] = 0x00001011;
<> 144:ef7eb2e8f9f7 486 FMC_Bank1->BTCR[3] = 0x00000201;
<> 144:ef7eb2e8f9f7 487 FMC_Bank1E->BWTR[2] = 0x0fffffff;
<> 144:ef7eb2e8f9f7 488 #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
<> 144:ef7eb2e8f9f7 489 #if defined(STM32F469xx) || defined(STM32F479xx)
<> 144:ef7eb2e8f9f7 490 /* Configure and enable Bank1_SRAM2 */
<> 144:ef7eb2e8f9f7 491 FMC_Bank1->BTCR[2] = 0x00001091;
<> 144:ef7eb2e8f9f7 492 FMC_Bank1->BTCR[3] = 0x00110212;
<> 144:ef7eb2e8f9f7 493 FMC_Bank1E->BWTR[2] = 0x0fffffff;
<> 144:ef7eb2e8f9f7 494 #endif /* STM32F469xx || STM32F479xx */
<> 144:ef7eb2e8f9f7 495
<> 144:ef7eb2e8f9f7 496 (void)(tmp);
<> 144:ef7eb2e8f9f7 497 }
<> 144:ef7eb2e8f9f7 498 #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
<> 144:ef7eb2e8f9f7 499 #elif defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
<> 144:ef7eb2e8f9f7 500 /**
<> 144:ef7eb2e8f9f7 501 * @brief Setup the external memory controller.
<> 144:ef7eb2e8f9f7 502 * Called in startup_stm32f4xx.s before jump to main.
<> 144:ef7eb2e8f9f7 503 * This function configures the external memories (SRAM/SDRAM)
<> 144:ef7eb2e8f9f7 504 * This SRAM/SDRAM will be used as program data memory (including heap and stack).
<> 144:ef7eb2e8f9f7 505 * @param None
<> 144:ef7eb2e8f9f7 506 * @retval None
<> 144:ef7eb2e8f9f7 507 */
<> 144:ef7eb2e8f9f7 508 void SystemInit_ExtMemCtl(void)
<> 144:ef7eb2e8f9f7 509 {
<> 144:ef7eb2e8f9f7 510 __IO uint32_t tmp = 0x00;
<> 144:ef7eb2e8f9f7 511 #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
<> 144:ef7eb2e8f9f7 512 || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
<> 144:ef7eb2e8f9f7 513 #if defined (DATA_IN_ExtSDRAM)
<> 144:ef7eb2e8f9f7 514 register uint32_t tmpreg = 0, timeout = 0xFFFF;
<> 144:ef7eb2e8f9f7 515 register __IO uint32_t index;
<> 144:ef7eb2e8f9f7 516
<> 144:ef7eb2e8f9f7 517 #if defined(STM32F446xx)
<> 144:ef7eb2e8f9f7 518 /* Enable GPIOA, GPIOC, GPIOD, GPIOE, GPIOF, GPIOG interface
<> 144:ef7eb2e8f9f7 519 clock */
<> 144:ef7eb2e8f9f7 520 RCC->AHB1ENR |= 0x0000007D;
<> 144:ef7eb2e8f9f7 521 #else
<> 144:ef7eb2e8f9f7 522 /* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface
<> 144:ef7eb2e8f9f7 523 clock */
<> 144:ef7eb2e8f9f7 524 RCC->AHB1ENR |= 0x000001F8;
<> 144:ef7eb2e8f9f7 525 #endif /* STM32F446xx */
<> 144:ef7eb2e8f9f7 526 /* Delay after an RCC peripheral clock enabling */
<> 144:ef7eb2e8f9f7 527 tmp = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);
<> 144:ef7eb2e8f9f7 528
<> 144:ef7eb2e8f9f7 529 #if defined(STM32F446xx)
<> 144:ef7eb2e8f9f7 530 /* Connect PAx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 531 GPIOA->AFR[0] |= 0xC0000000;
<> 144:ef7eb2e8f9f7 532 GPIOA->AFR[1] |= 0x00000000;
<> 144:ef7eb2e8f9f7 533 /* Configure PDx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 534 GPIOA->MODER |= 0x00008000;
<> 144:ef7eb2e8f9f7 535 /* Configure PDx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 536 GPIOA->OSPEEDR |= 0x00008000;
<> 144:ef7eb2e8f9f7 537 /* Configure PDx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 538 GPIOA->OTYPER |= 0x00000000;
<> 144:ef7eb2e8f9f7 539 /* No pull-up, pull-down for PDx pins */
<> 144:ef7eb2e8f9f7 540 GPIOA->PUPDR |= 0x00000000;
<> 144:ef7eb2e8f9f7 541
<> 144:ef7eb2e8f9f7 542 /* Connect PCx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 543 GPIOC->AFR[0] |= 0x00CC0000;
<> 144:ef7eb2e8f9f7 544 GPIOC->AFR[1] |= 0x00000000;
<> 144:ef7eb2e8f9f7 545 /* Configure PDx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 546 GPIOC->MODER |= 0x00000A00;
<> 144:ef7eb2e8f9f7 547 /* Configure PDx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 548 GPIOC->OSPEEDR |= 0x00000A00;
<> 144:ef7eb2e8f9f7 549 /* Configure PDx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 550 GPIOC->OTYPER |= 0x00000000;
<> 144:ef7eb2e8f9f7 551 /* No pull-up, pull-down for PDx pins */
<> 144:ef7eb2e8f9f7 552 GPIOC->PUPDR |= 0x00000000;
<> 144:ef7eb2e8f9f7 553 #endif /* STM32F446xx */
<> 144:ef7eb2e8f9f7 554
<> 144:ef7eb2e8f9f7 555 /* Connect PDx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 556 GPIOD->AFR[0] = 0x000000CC;
<> 144:ef7eb2e8f9f7 557 GPIOD->AFR[1] = 0xCC000CCC;
<> 144:ef7eb2e8f9f7 558 /* Configure PDx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 559 GPIOD->MODER = 0xA02A000A;
<> 144:ef7eb2e8f9f7 560 /* Configure PDx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 561 GPIOD->OSPEEDR = 0xA02A000A;
<> 144:ef7eb2e8f9f7 562 /* Configure PDx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 563 GPIOD->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 564 /* No pull-up, pull-down for PDx pins */
<> 144:ef7eb2e8f9f7 565 GPIOD->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 566
<> 144:ef7eb2e8f9f7 567 /* Connect PEx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 568 GPIOE->AFR[0] = 0xC00000CC;
<> 144:ef7eb2e8f9f7 569 GPIOE->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 570 /* Configure PEx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 571 GPIOE->MODER = 0xAAAA800A;
<> 144:ef7eb2e8f9f7 572 /* Configure PEx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 573 GPIOE->OSPEEDR = 0xAAAA800A;
<> 144:ef7eb2e8f9f7 574 /* Configure PEx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 575 GPIOE->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 576 /* No pull-up, pull-down for PEx pins */
<> 144:ef7eb2e8f9f7 577 GPIOE->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 578
<> 144:ef7eb2e8f9f7 579 /* Connect PFx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 580 GPIOF->AFR[0] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 581 GPIOF->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 582 /* Configure PFx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 583 GPIOF->MODER = 0xAA800AAA;
<> 144:ef7eb2e8f9f7 584 /* Configure PFx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 585 GPIOF->OSPEEDR = 0xAA800AAA;
<> 144:ef7eb2e8f9f7 586 /* Configure PFx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 587 GPIOF->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 588 /* No pull-up, pull-down for PFx pins */
<> 144:ef7eb2e8f9f7 589 GPIOF->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 590
<> 144:ef7eb2e8f9f7 591 /* Connect PGx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 592 GPIOG->AFR[0] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 593 GPIOG->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 594 /* Configure PGx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 595 GPIOG->MODER = 0xAAAAAAAA;
<> 144:ef7eb2e8f9f7 596 /* Configure PGx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 597 GPIOG->OSPEEDR = 0xAAAAAAAA;
<> 144:ef7eb2e8f9f7 598 /* Configure PGx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 599 GPIOG->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 600 /* No pull-up, pull-down for PGx pins */
<> 144:ef7eb2e8f9f7 601 GPIOG->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 602
<> 144:ef7eb2e8f9f7 603 #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
<> 144:ef7eb2e8f9f7 604 || defined(STM32F469xx) || defined(STM32F479xx)
<> 144:ef7eb2e8f9f7 605 /* Connect PHx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 606 GPIOH->AFR[0] = 0x00C0CC00;
<> 144:ef7eb2e8f9f7 607 GPIOH->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 608 /* Configure PHx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 609 GPIOH->MODER = 0xAAAA08A0;
<> 144:ef7eb2e8f9f7 610 /* Configure PHx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 611 GPIOH->OSPEEDR = 0xAAAA08A0;
<> 144:ef7eb2e8f9f7 612 /* Configure PHx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 613 GPIOH->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 614 /* No pull-up, pull-down for PHx pins */
<> 144:ef7eb2e8f9f7 615 GPIOH->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 616
<> 144:ef7eb2e8f9f7 617 /* Connect PIx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 618 GPIOI->AFR[0] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 619 GPIOI->AFR[1] = 0x00000CC0;
<> 144:ef7eb2e8f9f7 620 /* Configure PIx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 621 GPIOI->MODER = 0x0028AAAA;
<> 144:ef7eb2e8f9f7 622 /* Configure PIx pins speed to 50 MHz */
<> 144:ef7eb2e8f9f7 623 GPIOI->OSPEEDR = 0x0028AAAA;
<> 144:ef7eb2e8f9f7 624 /* Configure PIx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 625 GPIOI->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 626 /* No pull-up, pull-down for PIx pins */
<> 144:ef7eb2e8f9f7 627 GPIOI->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 628 #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
<> 144:ef7eb2e8f9f7 629
<> 144:ef7eb2e8f9f7 630 /*-- FMC Configuration -------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 631 /* Enable the FMC interface clock */
<> 144:ef7eb2e8f9f7 632 RCC->AHB3ENR |= 0x00000001;
<> 144:ef7eb2e8f9f7 633 /* Delay after an RCC peripheral clock enabling */
<> 144:ef7eb2e8f9f7 634 tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
<> 144:ef7eb2e8f9f7 635
<> 144:ef7eb2e8f9f7 636 /* Configure and enable SDRAM bank1 */
<> 144:ef7eb2e8f9f7 637 #if defined(STM32F446xx)
<> 144:ef7eb2e8f9f7 638 FMC_Bank5_6->SDCR[0] = 0x00001954;
<> 144:ef7eb2e8f9f7 639 #else
<> 144:ef7eb2e8f9f7 640 FMC_Bank5_6->SDCR[0] = 0x000019E4;
<> 144:ef7eb2e8f9f7 641 #endif /* STM32F446xx */
<> 144:ef7eb2e8f9f7 642 FMC_Bank5_6->SDTR[0] = 0x01115351;
<> 144:ef7eb2e8f9f7 643
<> 144:ef7eb2e8f9f7 644 /* SDRAM initialization sequence */
<> 144:ef7eb2e8f9f7 645 /* Clock enable command */
<> 144:ef7eb2e8f9f7 646 FMC_Bank5_6->SDCMR = 0x00000011;
<> 144:ef7eb2e8f9f7 647 tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
<> 144:ef7eb2e8f9f7 648 while((tmpreg != 0) && (timeout-- > 0))
<> 144:ef7eb2e8f9f7 649 {
<> 144:ef7eb2e8f9f7 650 tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
<> 144:ef7eb2e8f9f7 651 }
<> 144:ef7eb2e8f9f7 652
<> 144:ef7eb2e8f9f7 653 /* Delay */
<> 144:ef7eb2e8f9f7 654 for (index = 0; index<1000; index++);
<> 144:ef7eb2e8f9f7 655
<> 144:ef7eb2e8f9f7 656 /* PALL command */
<> 144:ef7eb2e8f9f7 657 FMC_Bank5_6->SDCMR = 0x00000012;
<> 144:ef7eb2e8f9f7 658 timeout = 0xFFFF;
<> 144:ef7eb2e8f9f7 659 while((tmpreg != 0) && (timeout-- > 0))
<> 144:ef7eb2e8f9f7 660 {
<> 144:ef7eb2e8f9f7 661 tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
<> 144:ef7eb2e8f9f7 662 }
<> 144:ef7eb2e8f9f7 663
<> 144:ef7eb2e8f9f7 664 /* Auto refresh command */
<> 144:ef7eb2e8f9f7 665 #if defined(STM32F446xx)
<> 144:ef7eb2e8f9f7 666 FMC_Bank5_6->SDCMR = 0x000000F3;
<> 144:ef7eb2e8f9f7 667 #else
<> 144:ef7eb2e8f9f7 668 FMC_Bank5_6->SDCMR = 0x00000073;
<> 144:ef7eb2e8f9f7 669 #endif /* STM32F446xx */
<> 144:ef7eb2e8f9f7 670 timeout = 0xFFFF;
<> 144:ef7eb2e8f9f7 671 while((tmpreg != 0) && (timeout-- > 0))
<> 144:ef7eb2e8f9f7 672 {
<> 144:ef7eb2e8f9f7 673 tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
<> 144:ef7eb2e8f9f7 674 }
<> 144:ef7eb2e8f9f7 675
<> 144:ef7eb2e8f9f7 676 /* MRD register program */
<> 144:ef7eb2e8f9f7 677 #if defined(STM32F446xx)
<> 144:ef7eb2e8f9f7 678 FMC_Bank5_6->SDCMR = 0x00044014;
<> 144:ef7eb2e8f9f7 679 #else
<> 144:ef7eb2e8f9f7 680 FMC_Bank5_6->SDCMR = 0x00046014;
<> 144:ef7eb2e8f9f7 681 #endif /* STM32F446xx */
<> 144:ef7eb2e8f9f7 682 timeout = 0xFFFF;
<> 144:ef7eb2e8f9f7 683 while((tmpreg != 0) && (timeout-- > 0))
<> 144:ef7eb2e8f9f7 684 {
<> 144:ef7eb2e8f9f7 685 tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
<> 144:ef7eb2e8f9f7 686 }
<> 144:ef7eb2e8f9f7 687
<> 144:ef7eb2e8f9f7 688 /* Set refresh count */
<> 144:ef7eb2e8f9f7 689 tmpreg = FMC_Bank5_6->SDRTR;
<> 144:ef7eb2e8f9f7 690 #if defined(STM32F446xx)
<> 144:ef7eb2e8f9f7 691 FMC_Bank5_6->SDRTR = (tmpreg | (0x0000050C<<1));
<> 144:ef7eb2e8f9f7 692 #else
<> 144:ef7eb2e8f9f7 693 FMC_Bank5_6->SDRTR = (tmpreg | (0x0000027C<<1));
<> 144:ef7eb2e8f9f7 694 #endif /* STM32F446xx */
<> 144:ef7eb2e8f9f7 695
<> 144:ef7eb2e8f9f7 696 /* Disable write protection */
<> 144:ef7eb2e8f9f7 697 tmpreg = FMC_Bank5_6->SDCR[0];
<> 144:ef7eb2e8f9f7 698 FMC_Bank5_6->SDCR[0] = (tmpreg & 0xFFFFFDFF);
<> 144:ef7eb2e8f9f7 699 #endif /* DATA_IN_ExtSDRAM */
<> 144:ef7eb2e8f9f7 700 #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
<> 144:ef7eb2e8f9f7 701
<> 144:ef7eb2e8f9f7 702 #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
<> 144:ef7eb2e8f9f7 703 || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
<> 144:ef7eb2e8f9f7 704 || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
<> 144:ef7eb2e8f9f7 705
<> 144:ef7eb2e8f9f7 706 #if defined(DATA_IN_ExtSRAM)
<> 144:ef7eb2e8f9f7 707 /*-- GPIOs Configuration -----------------------------------------------------*/
<> 144:ef7eb2e8f9f7 708 /* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */
<> 144:ef7eb2e8f9f7 709 RCC->AHB1ENR |= 0x00000078;
<> 144:ef7eb2e8f9f7 710 /* Delay after an RCC peripheral clock enabling */
<> 144:ef7eb2e8f9f7 711 tmp = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);
<> 144:ef7eb2e8f9f7 712
<> 144:ef7eb2e8f9f7 713 /* Connect PDx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 714 GPIOD->AFR[0] = 0x00CCC0CC;
<> 144:ef7eb2e8f9f7 715 GPIOD->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 716 /* Configure PDx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 717 GPIOD->MODER = 0xAAAA0A8A;
<> 144:ef7eb2e8f9f7 718 /* Configure PDx pins speed to 100 MHz */
<> 144:ef7eb2e8f9f7 719 GPIOD->OSPEEDR = 0xFFFF0FCF;
<> 144:ef7eb2e8f9f7 720 /* Configure PDx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 721 GPIOD->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 722 /* No pull-up, pull-down for PDx pins */
<> 144:ef7eb2e8f9f7 723 GPIOD->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 724
<> 144:ef7eb2e8f9f7 725 /* Connect PEx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 726 GPIOE->AFR[0] = 0xC00CC0CC;
<> 144:ef7eb2e8f9f7 727 GPIOE->AFR[1] = 0xCCCCCCCC;
<> 144:ef7eb2e8f9f7 728 /* Configure PEx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 729 GPIOE->MODER = 0xAAAA828A;
<> 144:ef7eb2e8f9f7 730 /* Configure PEx pins speed to 100 MHz */
<> 144:ef7eb2e8f9f7 731 GPIOE->OSPEEDR = 0xFFFFC3CF;
<> 144:ef7eb2e8f9f7 732 /* Configure PEx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 733 GPIOE->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 734 /* No pull-up, pull-down for PEx pins */
<> 144:ef7eb2e8f9f7 735 GPIOE->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 736
<> 144:ef7eb2e8f9f7 737 /* Connect PFx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 738 GPIOF->AFR[0] = 0x00CCCCCC;
<> 144:ef7eb2e8f9f7 739 GPIOF->AFR[1] = 0xCCCC0000;
<> 144:ef7eb2e8f9f7 740 /* Configure PFx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 741 GPIOF->MODER = 0xAA000AAA;
<> 144:ef7eb2e8f9f7 742 /* Configure PFx pins speed to 100 MHz */
<> 144:ef7eb2e8f9f7 743 GPIOF->OSPEEDR = 0xFF000FFF;
<> 144:ef7eb2e8f9f7 744 /* Configure PFx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 745 GPIOF->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 746 /* No pull-up, pull-down for PFx pins */
<> 144:ef7eb2e8f9f7 747 GPIOF->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 748
<> 144:ef7eb2e8f9f7 749 /* Connect PGx pins to FMC Alternate function */
<> 144:ef7eb2e8f9f7 750 GPIOG->AFR[0] = 0x00CCCCCC;
<> 144:ef7eb2e8f9f7 751 GPIOG->AFR[1] = 0x000000C0;
<> 144:ef7eb2e8f9f7 752 /* Configure PGx pins in Alternate function mode */
<> 144:ef7eb2e8f9f7 753 GPIOG->MODER = 0x00085AAA;
<> 144:ef7eb2e8f9f7 754 /* Configure PGx pins speed to 100 MHz */
<> 144:ef7eb2e8f9f7 755 GPIOG->OSPEEDR = 0x000CAFFF;
<> 144:ef7eb2e8f9f7 756 /* Configure PGx pins Output type to push-pull */
<> 144:ef7eb2e8f9f7 757 GPIOG->OTYPER = 0x00000000;
<> 144:ef7eb2e8f9f7 758 /* No pull-up, pull-down for PGx pins */
<> 144:ef7eb2e8f9f7 759 GPIOG->PUPDR = 0x00000000;
<> 144:ef7eb2e8f9f7 760
<> 144:ef7eb2e8f9f7 761 /*-- FMC/FSMC Configuration --------------------------------------------------*/
<> 144:ef7eb2e8f9f7 762 /* Enable the FMC/FSMC interface clock */
<> 144:ef7eb2e8f9f7 763 RCC->AHB3ENR |= 0x00000001;
<> 144:ef7eb2e8f9f7 764
<> 144:ef7eb2e8f9f7 765 #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
<> 144:ef7eb2e8f9f7 766 /* Delay after an RCC peripheral clock enabling */
<> 144:ef7eb2e8f9f7 767 tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
<> 144:ef7eb2e8f9f7 768 /* Configure and enable Bank1_SRAM2 */
<> 144:ef7eb2e8f9f7 769 FMC_Bank1->BTCR[2] = 0x00001011;
<> 144:ef7eb2e8f9f7 770 FMC_Bank1->BTCR[3] = 0x00000201;
<> 144:ef7eb2e8f9f7 771 FMC_Bank1E->BWTR[2] = 0x0fffffff;
<> 144:ef7eb2e8f9f7 772 #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
<> 144:ef7eb2e8f9f7 773 #if defined(STM32F469xx) || defined(STM32F479xx)
<> 144:ef7eb2e8f9f7 774 /* Delay after an RCC peripheral clock enabling */
<> 144:ef7eb2e8f9f7 775 tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
<> 144:ef7eb2e8f9f7 776 /* Configure and enable Bank1_SRAM2 */
<> 144:ef7eb2e8f9f7 777 FMC_Bank1->BTCR[2] = 0x00001091;
<> 144:ef7eb2e8f9f7 778 FMC_Bank1->BTCR[3] = 0x00110212;
<> 144:ef7eb2e8f9f7 779 FMC_Bank1E->BWTR[2] = 0x0fffffff;
<> 144:ef7eb2e8f9f7 780 #endif /* STM32F469xx || STM32F479xx */
<> 144:ef7eb2e8f9f7 781 #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)\
<> 144:ef7eb2e8f9f7 782 || defined(STM32F412Zx) || defined(STM32F412Vx)
<> 144:ef7eb2e8f9f7 783 /* Delay after an RCC peripheral clock enabling */
<> 144:ef7eb2e8f9f7 784 tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);
<> 144:ef7eb2e8f9f7 785 /* Configure and enable Bank1_SRAM2 */
<> 144:ef7eb2e8f9f7 786 FSMC_Bank1->BTCR[2] = 0x00001011;
<> 144:ef7eb2e8f9f7 787 FSMC_Bank1->BTCR[3] = 0x00000201;
<> 144:ef7eb2e8f9f7 788 FSMC_Bank1E->BWTR[2] = 0x0FFFFFFF;
<> 144:ef7eb2e8f9f7 789 #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx */
<> 144:ef7eb2e8f9f7 790
<> 144:ef7eb2e8f9f7 791 #endif /* DATA_IN_ExtSRAM */
<> 144:ef7eb2e8f9f7 792 #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx ||\
<> 144:ef7eb2e8f9f7 793 STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx */
<> 144:ef7eb2e8f9f7 794 (void)(tmp);
<> 144:ef7eb2e8f9f7 795 }
<> 144:ef7eb2e8f9f7 796 #endif /* DATA_IN_ExtSRAM && DATA_IN_ExtSDRAM */
<> 144:ef7eb2e8f9f7 797
<> 144:ef7eb2e8f9f7 798 /**
<> 144:ef7eb2e8f9f7 799 * @brief Configures the System clock source, PLL Multiplier and Divider factors,
<> 144:ef7eb2e8f9f7 800 * AHB/APBx prescalers and Flash settings
<> 144:ef7eb2e8f9f7 801 * @note This function should be called only once the RCC clock configuration
<> 144:ef7eb2e8f9f7 802 * is reset to the default reset state (done in SystemInit() function).
<> 144:ef7eb2e8f9f7 803 * @param None
<> 144:ef7eb2e8f9f7 804 * @retval None
<> 144:ef7eb2e8f9f7 805 */
<> 144:ef7eb2e8f9f7 806 void SetSysClock(void)
<> 144:ef7eb2e8f9f7 807 {
<> 144:ef7eb2e8f9f7 808 /* 1- Try to start with HSE and external clock */
<> 144:ef7eb2e8f9f7 809 #if USE_PLL_HSE_EXTC != 0
<> 144:ef7eb2e8f9f7 810 if (SetSysClock_PLL_HSE(1) == 0)
<> 144:ef7eb2e8f9f7 811 #endif
<> 144:ef7eb2e8f9f7 812 {
<> 144:ef7eb2e8f9f7 813 /* 2- If fail try to start with HSE and external xtal */
<> 144:ef7eb2e8f9f7 814 #if USE_PLL_HSE_XTAL != 0
<> 144:ef7eb2e8f9f7 815 if (SetSysClock_PLL_HSE(0) == 0)
<> 144:ef7eb2e8f9f7 816 #endif
<> 144:ef7eb2e8f9f7 817 {
<> 144:ef7eb2e8f9f7 818 /* 3- If fail start with HSI clock */
<> 144:ef7eb2e8f9f7 819 if (SetSysClock_PLL_HSI() == 0)
<> 144:ef7eb2e8f9f7 820 {
<> 144:ef7eb2e8f9f7 821 while(1)
<> 144:ef7eb2e8f9f7 822 {
<> 144:ef7eb2e8f9f7 823 // [TODO] Put something here to tell the user that a problem occured...
<> 144:ef7eb2e8f9f7 824 }
<> 144:ef7eb2e8f9f7 825 }
<> 144:ef7eb2e8f9f7 826 }
<> 144:ef7eb2e8f9f7 827 }
<> 144:ef7eb2e8f9f7 828
<> 144:ef7eb2e8f9f7 829 /* Output clock on MCO2 pin(PC9) for debugging purpose */
<> 144:ef7eb2e8f9f7 830 //HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_4); // 100 MHz / 4 = 25 MHz
<> 144:ef7eb2e8f9f7 831 }
<> 144:ef7eb2e8f9f7 832
<> 144:ef7eb2e8f9f7 833 #if (USE_PLL_HSE_XTAL != 0) || (USE_PLL_HSE_EXTC != 0)
<> 144:ef7eb2e8f9f7 834 /******************************************************************************/
<> 144:ef7eb2e8f9f7 835 /* PLL (clocked by HSE) used as System clock source */
<> 144:ef7eb2e8f9f7 836 /******************************************************************************/
<> 144:ef7eb2e8f9f7 837 uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
<> 144:ef7eb2e8f9f7 838 {
<> 144:ef7eb2e8f9f7 839 RCC_ClkInitTypeDef RCC_ClkInitStruct;
<> 144:ef7eb2e8f9f7 840 RCC_OscInitTypeDef RCC_OscInitStruct;
<> 144:ef7eb2e8f9f7 841
<> 144:ef7eb2e8f9f7 842 /* The voltage scaling allows optimizing the power consumption when the device is
<> 144:ef7eb2e8f9f7 843 clocked below the maximum system frequency, to update the voltage scaling value
<> 144:ef7eb2e8f9f7 844 regarding system frequency refer to product datasheet. */
<> 144:ef7eb2e8f9f7 845 __PWR_CLK_ENABLE();
<> 144:ef7eb2e8f9f7 846 __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
<> 144:ef7eb2e8f9f7 847
<> 144:ef7eb2e8f9f7 848 /* Enable HSE oscillator and activate PLL with HSE as source */
<> 144:ef7eb2e8f9f7 849 RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
<> 144:ef7eb2e8f9f7 850 if (bypass == 0)
<> 144:ef7eb2e8f9f7 851 {
<> 144:ef7eb2e8f9f7 852 RCC_OscInitStruct.HSEState = RCC_HSE_ON; /* External 8 MHz xtal on OSC_IN/OSC_OUT */
<> 144:ef7eb2e8f9f7 853 }
<> 144:ef7eb2e8f9f7 854 else
<> 144:ef7eb2e8f9f7 855 {
<> 144:ef7eb2e8f9f7 856 RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS; /* External 8 MHz clock on OSC_IN */
<> 144:ef7eb2e8f9f7 857 }
<> 144:ef7eb2e8f9f7 858 RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
<> 144:ef7eb2e8f9f7 859 RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
<> 144:ef7eb2e8f9f7 860 RCC_OscInitStruct.PLL.PLLM = HSE_VALUE/1000000; // VCO input clock = 1 MHz
<> 144:ef7eb2e8f9f7 861 RCC_OscInitStruct.PLL.PLLN = 192; // VCO output clock = 192 MHz (1 MHz * 192)
<> 144:ef7eb2e8f9f7 862 RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2; // PLLCLK = 96 MHz (192 MHz / 2)
<> 144:ef7eb2e8f9f7 863 RCC_OscInitStruct.PLL.PLLQ = 4; // USB clock = 48 MHz (192 MHz / 4)
<> 144:ef7eb2e8f9f7 864 if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
<> 144:ef7eb2e8f9f7 865 {
<> 144:ef7eb2e8f9f7 866 return 0; // FAIL
<> 144:ef7eb2e8f9f7 867 }
<> 144:ef7eb2e8f9f7 868
<> 144:ef7eb2e8f9f7 869 /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
<> 144:ef7eb2e8f9f7 870 RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
<> 144:ef7eb2e8f9f7 871 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; // 96 MHz
<> 144:ef7eb2e8f9f7 872 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; // 96 MHz
<> 144:ef7eb2e8f9f7 873 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2; // 48 MHz
<> 144:ef7eb2e8f9f7 874 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; // 96 MHz
<> 144:ef7eb2e8f9f7 875 if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
<> 144:ef7eb2e8f9f7 876 {
<> 144:ef7eb2e8f9f7 877 return 0; // FAIL
<> 144:ef7eb2e8f9f7 878 }
<> 144:ef7eb2e8f9f7 879
<> 144:ef7eb2e8f9f7 880 /* Output clock on MCO1 pin(PA8) for debugging purpose */
<> 144:ef7eb2e8f9f7 881
<> 144:ef7eb2e8f9f7 882 //if (bypass == 0)
<> 144:ef7eb2e8f9f7 883 // HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_2); // 4 MHz with xtal
<> 144:ef7eb2e8f9f7 884 //else
<> 144:ef7eb2e8f9f7 885 // HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1); // 8 MHz with external clock
<> 144:ef7eb2e8f9f7 886
<> 144:ef7eb2e8f9f7 887 return 1; // OK
<> 144:ef7eb2e8f9f7 888 }
<> 144:ef7eb2e8f9f7 889 #endif
<> 144:ef7eb2e8f9f7 890
<> 144:ef7eb2e8f9f7 891 /******************************************************************************/
<> 144:ef7eb2e8f9f7 892 /* PLL (clocked by HSI) used as System clock source */
<> 144:ef7eb2e8f9f7 893 /******************************************************************************/
<> 144:ef7eb2e8f9f7 894 uint8_t SetSysClock_PLL_HSI(void)
<> 144:ef7eb2e8f9f7 895 {
<> 144:ef7eb2e8f9f7 896 RCC_ClkInitTypeDef RCC_ClkInitStruct;
<> 144:ef7eb2e8f9f7 897 RCC_OscInitTypeDef RCC_OscInitStruct;
<> 144:ef7eb2e8f9f7 898
<> 144:ef7eb2e8f9f7 899 /* The voltage scaling allows optimizing the power consumption when the device is
<> 144:ef7eb2e8f9f7 900 clocked below the maximum system frequency, to update the voltage scaling value
<> 144:ef7eb2e8f9f7 901 regarding system frequency refer to product datasheet. */
<> 144:ef7eb2e8f9f7 902 __PWR_CLK_ENABLE();
<> 144:ef7eb2e8f9f7 903 __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
<> 144:ef7eb2e8f9f7 904
<> 144:ef7eb2e8f9f7 905 /* Enable HSI oscillator and activate PLL with HSI as source */
<> 144:ef7eb2e8f9f7 906 RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSE;
<> 144:ef7eb2e8f9f7 907 RCC_OscInitStruct.HSIState = RCC_HSI_ON;
<> 144:ef7eb2e8f9f7 908 RCC_OscInitStruct.HSEState = RCC_HSE_OFF;
<> 144:ef7eb2e8f9f7 909 RCC_OscInitStruct.HSICalibrationValue = 16;
<> 144:ef7eb2e8f9f7 910 RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
<> 144:ef7eb2e8f9f7 911 RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
<> 144:ef7eb2e8f9f7 912 RCC_OscInitStruct.PLL.PLLM = 16; // VCO input clock = 1 MHz (16 MHz / 16)
<> 144:ef7eb2e8f9f7 913 RCC_OscInitStruct.PLL.PLLN = 192; // VCO output clock = 192 MHz (1 MHz * 192)
<> 144:ef7eb2e8f9f7 914 RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2; // PLLCLK = 96 MHz (192 MHz / 2)
<> 144:ef7eb2e8f9f7 915 RCC_OscInitStruct.PLL.PLLQ = 4; // USB clock = 48 MHz (192 MHz / 4) --> Not stable for USB
<> 144:ef7eb2e8f9f7 916 if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
<> 144:ef7eb2e8f9f7 917 {
<> 144:ef7eb2e8f9f7 918 return 0; // FAIL
<> 144:ef7eb2e8f9f7 919 }
<> 144:ef7eb2e8f9f7 920
<> 144:ef7eb2e8f9f7 921 /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
<> 144:ef7eb2e8f9f7 922 RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
<> 144:ef7eb2e8f9f7 923 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; // 96 MHz
<> 144:ef7eb2e8f9f7 924 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; // 96 MHz
<> 144:ef7eb2e8f9f7 925 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2; // 48 MHz
<> 144:ef7eb2e8f9f7 926 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; // 96 MHz
<> 144:ef7eb2e8f9f7 927 if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
<> 144:ef7eb2e8f9f7 928 {
<> 144:ef7eb2e8f9f7 929 return 0; // FAIL
<> 144:ef7eb2e8f9f7 930 }
<> 144:ef7eb2e8f9f7 931
<> 144:ef7eb2e8f9f7 932 /* Output clock on MCO1 pin(PA8) for debugging purpose */
<> 144:ef7eb2e8f9f7 933 //HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1); // 16 MHz
<> 144:ef7eb2e8f9f7 934
<> 144:ef7eb2e8f9f7 935 return 1; // OK
<> 144:ef7eb2e8f9f7 936 }
<> 144:ef7eb2e8f9f7 937
<> 144:ef7eb2e8f9f7 938 /******************************************************************************/
<> 144:ef7eb2e8f9f7 939 /* Hard Fault Handler */
<> 144:ef7eb2e8f9f7 940 /******************************************************************************/
<> 144:ef7eb2e8f9f7 941 void HardFault_Handler(void)
<> 144:ef7eb2e8f9f7 942 {
<> 144:ef7eb2e8f9f7 943 printf("Hard Fault\n");
<> 144:ef7eb2e8f9f7 944 NVIC_SystemReset();
<> 144:ef7eb2e8f9f7 945 }
<> 144:ef7eb2e8f9f7 946
<> 144:ef7eb2e8f9f7 947 /**
<> 144:ef7eb2e8f9f7 948 * @}
<> 144:ef7eb2e8f9f7 949 */
<> 144:ef7eb2e8f9f7 950
<> 144:ef7eb2e8f9f7 951 /**
<> 144:ef7eb2e8f9f7 952 * @}
<> 144:ef7eb2e8f9f7 953 */
<> 144:ef7eb2e8f9f7 954
<> 144:ef7eb2e8f9f7 955 /**
<> 144:ef7eb2e8f9f7 956 * @}
<> 144:ef7eb2e8f9f7 957 */
<> 144:ef7eb2e8f9f7 958 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/