Nirvana Jay / BSP_DISCO_F746NG_patch

patch for F746 demo

Dependents:   F7DISCO_Demo

Fork of BSP_DISCO_F746NG by ST

Components/Common/accelero.h@1:e8fac4061a5b, 2015-11-02 (annotated)

Committer:
NirT
Date:
Mon Nov 02 23:35:17 2015 +0000
Revision:
1:e8fac4061a5b
Error: Incomplete type is not allowed in "patch/LwIP/src/include/lwip/dhcp.h", Line: 83, Col: 4; ; and more like this.

Who changed what in which revision?

UserRevisionLine numberNew contents of line
NirT 1:e8fac4061a5b 1 /**
NirT 1:e8fac4061a5b 2 ******************************************************************************
NirT 1:e8fac4061a5b 3 * @file accelero.h
NirT 1:e8fac4061a5b 4 * @author MCD Application Team
NirT 1:e8fac4061a5b 5 * @version V4.0.1
NirT 1:e8fac4061a5b 6 * @date 21-July-2015
NirT 1:e8fac4061a5b 7 * @brief This header file contains the functions prototypes for the Accelerometer driver.
NirT 1:e8fac4061a5b 8 ******************************************************************************
NirT 1:e8fac4061a5b 9 * @attention
NirT 1:e8fac4061a5b 10 *
NirT 1:e8fac4061a5b 11 * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
NirT 1:e8fac4061a5b 12 *
NirT 1:e8fac4061a5b 13 * Redistribution and use in source and binary forms, with or without modification,
NirT 1:e8fac4061a5b 14 * are permitted provided that the following conditions are met:
NirT 1:e8fac4061a5b 15 * 1. Redistributions of source code must retain the above copyright notice,
NirT 1:e8fac4061a5b 16 * this list of conditions and the following disclaimer.
NirT 1:e8fac4061a5b 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
NirT 1:e8fac4061a5b 18 * this list of conditions and the following disclaimer in the documentation
NirT 1:e8fac4061a5b 19 * and/or other materials provided with the distribution.
NirT 1:e8fac4061a5b 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
NirT 1:e8fac4061a5b 21 * may be used to endorse or promote products derived from this software
NirT 1:e8fac4061a5b 22 * without specific prior written permission.
NirT 1:e8fac4061a5b 23 *
NirT 1:e8fac4061a5b 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
NirT 1:e8fac4061a5b 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
NirT 1:e8fac4061a5b 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
NirT 1:e8fac4061a5b 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
NirT 1:e8fac4061a5b 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
NirT 1:e8fac4061a5b 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
NirT 1:e8fac4061a5b 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
NirT 1:e8fac4061a5b 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
NirT 1:e8fac4061a5b 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
NirT 1:e8fac4061a5b 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
NirT 1:e8fac4061a5b 34 *
NirT 1:e8fac4061a5b 35 ******************************************************************************
NirT 1:e8fac4061a5b 36 */
NirT 1:e8fac4061a5b 37
NirT 1:e8fac4061a5b 38 /* Define to prevent recursive inclusion -------------------------------------*/
NirT 1:e8fac4061a5b 39 #ifndef __ACCELERO_H
NirT 1:e8fac4061a5b 40 #define __ACCELERO_H
NirT 1:e8fac4061a5b 41
NirT 1:e8fac4061a5b 42 #ifdef __cplusplus
NirT 1:e8fac4061a5b 43 extern "C" {
NirT 1:e8fac4061a5b 44 #endif
NirT 1:e8fac4061a5b 45
NirT 1:e8fac4061a5b 46 /* Includes ------------------------------------------------------------------*/
NirT 1:e8fac4061a5b 47 #include <stdint.h>
NirT 1:e8fac4061a5b 48
NirT 1:e8fac4061a5b 49 /** @addtogroup BSP
NirT 1:e8fac4061a5b 50 * @{
NirT 1:e8fac4061a5b 51 */
NirT 1:e8fac4061a5b 52
NirT 1:e8fac4061a5b 53 /** @addtogroup Components
NirT 1:e8fac4061a5b 54 * @{
NirT 1:e8fac4061a5b 55 */
NirT 1:e8fac4061a5b 56
NirT 1:e8fac4061a5b 57 /** @addtogroup ACCELERO
NirT 1:e8fac4061a5b 58 * @{
NirT 1:e8fac4061a5b 59 */
NirT 1:e8fac4061a5b 60
NirT 1:e8fac4061a5b 61 /** @defgroup ACCELERO_Exported_Types
NirT 1:e8fac4061a5b 62 * @{
NirT 1:e8fac4061a5b 63 */
NirT 1:e8fac4061a5b 64
NirT 1:e8fac4061a5b 65 /** @defgroup ACCELERO_Driver_structure Accelerometer Driver structure
NirT 1:e8fac4061a5b 66 * @{
NirT 1:e8fac4061a5b 67 */
NirT 1:e8fac4061a5b 68 typedef struct
NirT 1:e8fac4061a5b 69 {
NirT 1:e8fac4061a5b 70 void (*Init)(uint16_t);
NirT 1:e8fac4061a5b 71 void (*DeInit)(void);
NirT 1:e8fac4061a5b 72 uint8_t (*ReadID)(void);
NirT 1:e8fac4061a5b 73 void (*Reset)(void);
NirT 1:e8fac4061a5b 74 void (*LowPower)(void);
NirT 1:e8fac4061a5b 75 void (*ConfigIT)(void);
NirT 1:e8fac4061a5b 76 void (*EnableIT)(uint8_t);
NirT 1:e8fac4061a5b 77 void (*DisableIT)(uint8_t);
NirT 1:e8fac4061a5b 78 uint8_t (*ITStatus)(uint16_t);
NirT 1:e8fac4061a5b 79 void (*ClearIT)(void);
NirT 1:e8fac4061a5b 80 void (*FilterConfig)(uint8_t);
NirT 1:e8fac4061a5b 81 void (*FilterCmd)(uint8_t);
NirT 1:e8fac4061a5b 82 void (*GetXYZ)(int16_t *);
NirT 1:e8fac4061a5b 83 }ACCELERO_DrvTypeDef;
NirT 1:e8fac4061a5b 84 /**
NirT 1:e8fac4061a5b 85 * @}
NirT 1:e8fac4061a5b 86 */
NirT 1:e8fac4061a5b 87
NirT 1:e8fac4061a5b 88 /** @defgroup ACCELERO_Configuration_structure Accelerometer Configuration structure
NirT 1:e8fac4061a5b 89 * @{
NirT 1:e8fac4061a5b 90 */
NirT 1:e8fac4061a5b 91
NirT 1:e8fac4061a5b 92 /* ACCELERO struct */
NirT 1:e8fac4061a5b 93 typedef struct
NirT 1:e8fac4061a5b 94 {
NirT 1:e8fac4061a5b 95 uint8_t Power_Mode; /* Power-down/Normal Mode */
NirT 1:e8fac4061a5b 96 uint8_t AccOutput_DataRate; /* OUT data rate */
NirT 1:e8fac4061a5b 97 uint8_t Axes_Enable; /* Axes enable */
NirT 1:e8fac4061a5b 98 uint8_t High_Resolution; /* High Resolution enabling/disabling */
NirT 1:e8fac4061a5b 99 uint8_t BlockData_Update; /* Block Data Update */
NirT 1:e8fac4061a5b 100 uint8_t Endianness; /* Endian Data selection */
NirT 1:e8fac4061a5b 101 uint8_t AccFull_Scale; /* Full Scale selection */
NirT 1:e8fac4061a5b 102 uint8_t Communication_Mode;
NirT 1:e8fac4061a5b 103 }ACCELERO_InitTypeDef;
NirT 1:e8fac4061a5b 104
NirT 1:e8fac4061a5b 105 /* ACCELERO High Pass Filter struct */
NirT 1:e8fac4061a5b 106 typedef struct
NirT 1:e8fac4061a5b 107 {
NirT 1:e8fac4061a5b 108 uint8_t HighPassFilter_Mode_Selection; /* Internal filter mode */
NirT 1:e8fac4061a5b 109 uint8_t HighPassFilter_CutOff_Frequency; /* High pass filter cut-off frequency */
NirT 1:e8fac4061a5b 110 uint8_t HighPassFilter_AOI1; /* HPF_enabling/disabling for AOI function on interrupt 1 */
NirT 1:e8fac4061a5b 111 uint8_t HighPassFilter_AOI2; /* HPF_enabling/disabling for AOI function on interrupt 2 */
NirT 1:e8fac4061a5b 112 uint8_t HighPassFilter_Data_Sel;
NirT 1:e8fac4061a5b 113 uint8_t HighPassFilter_Stat;
NirT 1:e8fac4061a5b 114 }ACCELERO_FilterConfigTypeDef;
NirT 1:e8fac4061a5b 115
NirT 1:e8fac4061a5b 116 /**
NirT 1:e8fac4061a5b 117 * @}
NirT 1:e8fac4061a5b 118 */
NirT 1:e8fac4061a5b 119
NirT 1:e8fac4061a5b 120
NirT 1:e8fac4061a5b 121 /**
NirT 1:e8fac4061a5b 122 * @}
NirT 1:e8fac4061a5b 123 */
NirT 1:e8fac4061a5b 124
NirT 1:e8fac4061a5b 125 /**
NirT 1:e8fac4061a5b 126 * @}
NirT 1:e8fac4061a5b 127 */
NirT 1:e8fac4061a5b 128
NirT 1:e8fac4061a5b 129 /**
NirT 1:e8fac4061a5b 130 * @}
NirT 1:e8fac4061a5b 131 */
NirT 1:e8fac4061a5b 132
NirT 1:e8fac4061a5b 133 /**
NirT 1:e8fac4061a5b 134 * @}
NirT 1:e8fac4061a5b 135 */
NirT 1:e8fac4061a5b 136
NirT 1:e8fac4061a5b 137 #ifdef __cplusplus
NirT 1:e8fac4061a5b 138 }
NirT 1:e8fac4061a5b 139 #endif
NirT 1:e8fac4061a5b 140
NirT 1:e8fac4061a5b 141 #endif /* __ACCELERO_H */
NirT 1:e8fac4061a5b 142
NirT 1:e8fac4061a5b 143 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/