The official mbed C/C SDK provides the software platform and libraries to build your applications.
Fork of mbed by
TARGET_MTS_MDOT_F411RE/stm32f4xx_hal_sram.h@99:7f6c6de930c0, 2015-05-03 (annotated)
- Committer:
- Mikchel
- Date:
- Sun May 03 16:04:42 2015 +0000
- Revision:
- 99:7f6c6de930c0
- Parent:
- 93:e188a91d3eaa
12
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
Kojto | 93:e188a91d3eaa | 1 | /** |
Kojto | 93:e188a91d3eaa | 2 | ****************************************************************************** |
Kojto | 93:e188a91d3eaa | 3 | * @file stm32f4xx_hal_sram.h |
Kojto | 93:e188a91d3eaa | 4 | * @author MCD Application Team |
Kojto | 93:e188a91d3eaa | 5 | * @version V1.1.0 |
Kojto | 93:e188a91d3eaa | 6 | * @date 19-June-2014 |
Kojto | 93:e188a91d3eaa | 7 | * @brief Header file of SRAM HAL module. |
Kojto | 93:e188a91d3eaa | 8 | ****************************************************************************** |
Kojto | 93:e188a91d3eaa | 9 | * @attention |
Kojto | 93:e188a91d3eaa | 10 | * |
Kojto | 93:e188a91d3eaa | 11 | * <h2><center>© COPYRIGHT(c) 2014 STMicroelectronics</center></h2> |
Kojto | 93:e188a91d3eaa | 12 | * |
Kojto | 93:e188a91d3eaa | 13 | * Redistribution and use in source and binary forms, with or without modification, |
Kojto | 93:e188a91d3eaa | 14 | * are permitted provided that the following conditions are met: |
Kojto | 93:e188a91d3eaa | 15 | * 1. Redistributions of source code must retain the above copyright notice, |
Kojto | 93:e188a91d3eaa | 16 | * this list of conditions and the following disclaimer. |
Kojto | 93:e188a91d3eaa | 17 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
Kojto | 93:e188a91d3eaa | 18 | * this list of conditions and the following disclaimer in the documentation |
Kojto | 93:e188a91d3eaa | 19 | * and/or other materials provided with the distribution. |
Kojto | 93:e188a91d3eaa | 20 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
Kojto | 93:e188a91d3eaa | 21 | * may be used to endorse or promote products derived from this software |
Kojto | 93:e188a91d3eaa | 22 | * without specific prior written permission. |
Kojto | 93:e188a91d3eaa | 23 | * |
Kojto | 93:e188a91d3eaa | 24 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
Kojto | 93:e188a91d3eaa | 25 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
Kojto | 93:e188a91d3eaa | 26 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
Kojto | 93:e188a91d3eaa | 27 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
Kojto | 93:e188a91d3eaa | 28 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
Kojto | 93:e188a91d3eaa | 29 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
Kojto | 93:e188a91d3eaa | 30 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
Kojto | 93:e188a91d3eaa | 31 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
Kojto | 93:e188a91d3eaa | 32 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
Kojto | 93:e188a91d3eaa | 33 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
Kojto | 93:e188a91d3eaa | 34 | * |
Kojto | 93:e188a91d3eaa | 35 | ****************************************************************************** |
Kojto | 93:e188a91d3eaa | 36 | */ |
Kojto | 93:e188a91d3eaa | 37 | |
Kojto | 93:e188a91d3eaa | 38 | /* Define to prevent recursive inclusion -------------------------------------*/ |
Kojto | 93:e188a91d3eaa | 39 | #ifndef __STM32F4xx_HAL_SRAM_H |
Kojto | 93:e188a91d3eaa | 40 | #define __STM32F4xx_HAL_SRAM_H |
Kojto | 93:e188a91d3eaa | 41 | |
Kojto | 93:e188a91d3eaa | 42 | #ifdef __cplusplus |
Kojto | 93:e188a91d3eaa | 43 | extern "C" { |
Kojto | 93:e188a91d3eaa | 44 | #endif |
Kojto | 93:e188a91d3eaa | 45 | |
Kojto | 93:e188a91d3eaa | 46 | /* Includes ------------------------------------------------------------------*/ |
Kojto | 93:e188a91d3eaa | 47 | #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) |
Kojto | 93:e188a91d3eaa | 48 | #include "stm32f4xx_ll_fsmc.h" |
Kojto | 93:e188a91d3eaa | 49 | #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ |
Kojto | 93:e188a91d3eaa | 50 | |
Kojto | 93:e188a91d3eaa | 51 | #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) |
Kojto | 93:e188a91d3eaa | 52 | #include "stm32f4xx_ll_fmc.h" |
Kojto | 93:e188a91d3eaa | 53 | #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */ |
Kojto | 93:e188a91d3eaa | 54 | |
Kojto | 93:e188a91d3eaa | 55 | |
Kojto | 93:e188a91d3eaa | 56 | /** @addtogroup STM32F4xx_HAL_Driver |
Kojto | 93:e188a91d3eaa | 57 | * @{ |
Kojto | 93:e188a91d3eaa | 58 | */ |
Kojto | 93:e188a91d3eaa | 59 | |
Kojto | 93:e188a91d3eaa | 60 | /** @addtogroup SRAM |
Kojto | 93:e188a91d3eaa | 61 | * @{ |
Kojto | 93:e188a91d3eaa | 62 | */ |
Kojto | 93:e188a91d3eaa | 63 | |
Kojto | 93:e188a91d3eaa | 64 | #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) |
Kojto | 93:e188a91d3eaa | 65 | |
Kojto | 93:e188a91d3eaa | 66 | /* Exported typedef ----------------------------------------------------------*/ |
Kojto | 93:e188a91d3eaa | 67 | |
Kojto | 93:e188a91d3eaa | 68 | /** |
Kojto | 93:e188a91d3eaa | 69 | * @brief HAL SRAM State structures definition |
Kojto | 93:e188a91d3eaa | 70 | */ |
Kojto | 93:e188a91d3eaa | 71 | typedef enum |
Kojto | 93:e188a91d3eaa | 72 | { |
Kojto | 93:e188a91d3eaa | 73 | HAL_SRAM_STATE_RESET = 0x00, /*!< SRAM not yet initialized or disabled */ |
Kojto | 93:e188a91d3eaa | 74 | HAL_SRAM_STATE_READY = 0x01, /*!< SRAM initialized and ready for use */ |
Kojto | 93:e188a91d3eaa | 75 | HAL_SRAM_STATE_BUSY = 0x02, /*!< SRAM internal process is ongoing */ |
Kojto | 93:e188a91d3eaa | 76 | HAL_SRAM_STATE_ERROR = 0x03, /*!< SRAM error state */ |
Kojto | 93:e188a91d3eaa | 77 | HAL_SRAM_STATE_PROTECTED = 0x04 /*!< SRAM peripheral NORSRAM device write protected */ |
Kojto | 93:e188a91d3eaa | 78 | |
Kojto | 93:e188a91d3eaa | 79 | }HAL_SRAM_StateTypeDef; |
Kojto | 93:e188a91d3eaa | 80 | |
Kojto | 93:e188a91d3eaa | 81 | /** |
Kojto | 93:e188a91d3eaa | 82 | * @brief SRAM handle Structure definition |
Kojto | 93:e188a91d3eaa | 83 | */ |
Kojto | 93:e188a91d3eaa | 84 | typedef struct |
Kojto | 93:e188a91d3eaa | 85 | { |
Kojto | 93:e188a91d3eaa | 86 | FMC_NORSRAM_TypeDef *Instance; /*!< Register base address */ |
Kojto | 93:e188a91d3eaa | 87 | |
Kojto | 93:e188a91d3eaa | 88 | FMC_NORSRAM_EXTENDED_TypeDef *Extended; /*!< Extended mode register base address */ |
Kojto | 93:e188a91d3eaa | 89 | |
Kojto | 93:e188a91d3eaa | 90 | FMC_NORSRAM_InitTypeDef Init; /*!< SRAM device control configuration parameters */ |
Kojto | 93:e188a91d3eaa | 91 | |
Kojto | 93:e188a91d3eaa | 92 | HAL_LockTypeDef Lock; /*!< SRAM locking object */ |
Kojto | 93:e188a91d3eaa | 93 | |
Kojto | 93:e188a91d3eaa | 94 | __IO HAL_SRAM_StateTypeDef State; /*!< SRAM device access state */ |
Kojto | 93:e188a91d3eaa | 95 | |
Kojto | 93:e188a91d3eaa | 96 | DMA_HandleTypeDef *hdma; /*!< Pointer DMA handler */ |
Kojto | 93:e188a91d3eaa | 97 | |
Kojto | 93:e188a91d3eaa | 98 | }SRAM_HandleTypeDef; |
Kojto | 93:e188a91d3eaa | 99 | |
Kojto | 93:e188a91d3eaa | 100 | /* Exported constants --------------------------------------------------------*/ |
Kojto | 93:e188a91d3eaa | 101 | /* Exported macro ------------------------------------------------------------*/ |
Kojto | 93:e188a91d3eaa | 102 | |
Kojto | 93:e188a91d3eaa | 103 | /** @brief Reset SRAM handle state |
Kojto | 93:e188a91d3eaa | 104 | * @param __HANDLE__: SRAM handle |
Kojto | 93:e188a91d3eaa | 105 | * @retval None |
Kojto | 93:e188a91d3eaa | 106 | */ |
Kojto | 93:e188a91d3eaa | 107 | #define __HAL_SRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SRAM_STATE_RESET) |
Kojto | 93:e188a91d3eaa | 108 | |
Kojto | 93:e188a91d3eaa | 109 | /* Exported functions --------------------------------------------------------*/ |
Kojto | 93:e188a91d3eaa | 110 | |
Kojto | 93:e188a91d3eaa | 111 | /* Initialization/de-initialization functions **********************************/ |
Kojto | 93:e188a91d3eaa | 112 | HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming); |
Kojto | 93:e188a91d3eaa | 113 | HAL_StatusTypeDef HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram); |
Kojto | 93:e188a91d3eaa | 114 | void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram); |
Kojto | 93:e188a91d3eaa | 115 | void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram); |
Kojto | 93:e188a91d3eaa | 116 | |
Kojto | 93:e188a91d3eaa | 117 | /* I/O operation functions *****************************************************/ |
Kojto | 93:e188a91d3eaa | 118 | HAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize); |
Kojto | 93:e188a91d3eaa | 119 | HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize); |
Kojto | 93:e188a91d3eaa | 120 | HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize); |
Kojto | 93:e188a91d3eaa | 121 | HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize); |
Kojto | 93:e188a91d3eaa | 122 | HAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize); |
Kojto | 93:e188a91d3eaa | 123 | HAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize); |
Kojto | 93:e188a91d3eaa | 124 | HAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize); |
Kojto | 93:e188a91d3eaa | 125 | HAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize); |
Kojto | 93:e188a91d3eaa | 126 | |
Kojto | 93:e188a91d3eaa | 127 | void HAL_SRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma); |
Kojto | 93:e188a91d3eaa | 128 | void HAL_SRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma); |
Kojto | 93:e188a91d3eaa | 129 | |
Kojto | 93:e188a91d3eaa | 130 | /* SRAM Control functions ******************************************************/ |
Kojto | 93:e188a91d3eaa | 131 | HAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram); |
Kojto | 93:e188a91d3eaa | 132 | HAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram); |
Kojto | 93:e188a91d3eaa | 133 | |
Kojto | 93:e188a91d3eaa | 134 | /* SRAM State functions *********************************************************/ |
Kojto | 93:e188a91d3eaa | 135 | HAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram); |
Kojto | 93:e188a91d3eaa | 136 | |
Kojto | 93:e188a91d3eaa | 137 | #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */ |
Kojto | 93:e188a91d3eaa | 138 | /** |
Kojto | 93:e188a91d3eaa | 139 | * @} |
Kojto | 93:e188a91d3eaa | 140 | */ |
Kojto | 93:e188a91d3eaa | 141 | |
Kojto | 93:e188a91d3eaa | 142 | /** |
Kojto | 93:e188a91d3eaa | 143 | * @} |
Kojto | 93:e188a91d3eaa | 144 | */ |
Kojto | 93:e188a91d3eaa | 145 | |
Kojto | 93:e188a91d3eaa | 146 | #ifdef __cplusplus |
Kojto | 93:e188a91d3eaa | 147 | } |
Kojto | 93:e188a91d3eaa | 148 | #endif |
Kojto | 93:e188a91d3eaa | 149 | |
Kojto | 93:e188a91d3eaa | 150 | #endif /* __STM32F4xx_HAL_SRAM_H */ |
Kojto | 93:e188a91d3eaa | 151 | |
Kojto | 93:e188a91d3eaa | 152 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |