Egor Rumjantsev / mbed

The official mbed C/C SDK provides the software platform and libraries to build your applications.

Fork of mbed by mbed official

TARGET_KL46Z/MKL46Z4.h@73:1efda918f0ba, 2013-12-09 (annotated)

Committer:
bogdanm
Date:
Mon Dec 09 18:43:03 2013 +0200
Revision:
73:1efda918f0ba
Child:
76:824293ae5e43
Release 73 of the mbed library



Main changes:



- added support for KL46Z and NUCLEO_F103RB

- STM32 USB device support

- various bug fixes

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 73:1efda918f0ba 1 /*
bogdanm 73:1efda918f0ba 2 ** ###################################################################
bogdanm 73:1efda918f0ba 3 ** Processors: MKL46Z256VLH4
bogdanm 73:1efda918f0ba 4 ** MKL46Z128VLH4
bogdanm 73:1efda918f0ba 5 ** MKL46Z256VLL4
bogdanm 73:1efda918f0ba 6 ** MKL46Z128VLL4
bogdanm 73:1efda918f0ba 7 ** MKL46Z256VMC4
bogdanm 73:1efda918f0ba 8 ** MKL46Z128VMC4
bogdanm 73:1efda918f0ba 9 **
bogdanm 73:1efda918f0ba 10 ** Compilers: ARM Compiler
bogdanm 73:1efda918f0ba 11 ** Freescale C/C++ for Embedded ARM
bogdanm 73:1efda918f0ba 12 ** GNU C Compiler
bogdanm 73:1efda918f0ba 13 ** IAR ANSI C/C++ Compiler for ARM
bogdanm 73:1efda918f0ba 14 **
bogdanm 73:1efda918f0ba 15 ** Reference manual: KL46P121M48SF4RM, Rev.1 Draft A, Aug 2012
bogdanm 73:1efda918f0ba 16 ** Version: rev. 2.0, 2012-12-12
bogdanm 73:1efda918f0ba 17 **
bogdanm 73:1efda918f0ba 18 ** Abstract:
bogdanm 73:1efda918f0ba 19 ** CMSIS Peripheral Access Layer for MKL46Z4
bogdanm 73:1efda918f0ba 20 **
bogdanm 73:1efda918f0ba 21 ** Copyright: 1997 - 2012 Freescale, Inc. All Rights Reserved.
bogdanm 73:1efda918f0ba 22 **
bogdanm 73:1efda918f0ba 23 ** http: www.freescale.com
bogdanm 73:1efda918f0ba 24 ** mail: support@freescale.com
bogdanm 73:1efda918f0ba 25 **
bogdanm 73:1efda918f0ba 26 ** Revisions:
bogdanm 73:1efda918f0ba 27 ** - rev. 1.0 (2012-10-16)
bogdanm 73:1efda918f0ba 28 ** Initial version.
bogdanm 73:1efda918f0ba 29 ** - rev. 2.0 (2012-12-12)
bogdanm 73:1efda918f0ba 30 ** Update to reference manual rev. 1.
bogdanm 73:1efda918f0ba 31 **
bogdanm 73:1efda918f0ba 32 ** ###################################################################
bogdanm 73:1efda918f0ba 33 */
bogdanm 73:1efda918f0ba 34
bogdanm 73:1efda918f0ba 35 /**
bogdanm 73:1efda918f0ba 36 * @file MKL46Z4.h
bogdanm 73:1efda918f0ba 37 * @version 2.0
bogdanm 73:1efda918f0ba 38 * @date 2012-12-12
bogdanm 73:1efda918f0ba 39 * @brief CMSIS Peripheral Access Layer for MKL46Z4
bogdanm 73:1efda918f0ba 40 *
bogdanm 73:1efda918f0ba 41 * CMSIS Peripheral Access Layer for MKL46Z4
bogdanm 73:1efda918f0ba 42 */
bogdanm 73:1efda918f0ba 43
bogdanm 73:1efda918f0ba 44 #if !defined(MKL46Z4_H_)
bogdanm 73:1efda918f0ba 45 #define MKL46Z4_H_ /**< Symbol preventing repeated inclusion */
bogdanm 73:1efda918f0ba 46
bogdanm 73:1efda918f0ba 47 /** Memory map major version (memory maps with equal major version number are
bogdanm 73:1efda918f0ba 48 * compatible) */
bogdanm 73:1efda918f0ba 49 #define MCU_MEM_MAP_VERSION 0x0200u
bogdanm 73:1efda918f0ba 50 /** Memory map minor version */
bogdanm 73:1efda918f0ba 51 #define MCU_MEM_MAP_VERSION_MINOR 0x0000u
bogdanm 73:1efda918f0ba 52
bogdanm 73:1efda918f0ba 53
bogdanm 73:1efda918f0ba 54 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 55 -- Interrupt vector numbers
bogdanm 73:1efda918f0ba 56 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 57
bogdanm 73:1efda918f0ba 58 /**
bogdanm 73:1efda918f0ba 59 * @addtogroup Interrupt_vector_numbers Interrupt vector numbers
bogdanm 73:1efda918f0ba 60 * @{
bogdanm 73:1efda918f0ba 61 */
bogdanm 73:1efda918f0ba 62
bogdanm 73:1efda918f0ba 63 /** Interrupt Number Definitions */
bogdanm 73:1efda918f0ba 64 typedef enum IRQn {
bogdanm 73:1efda918f0ba 65 /* Core interrupts */
bogdanm 73:1efda918f0ba 66 NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
bogdanm 73:1efda918f0ba 67 HardFault_IRQn = -13, /**< Cortex-M0 SV Hard Fault Interrupt */
bogdanm 73:1efda918f0ba 68 SVCall_IRQn = -5, /**< Cortex-M0 SV Call Interrupt */
bogdanm 73:1efda918f0ba 69 PendSV_IRQn = -2, /**< Cortex-M0 Pend SV Interrupt */
bogdanm 73:1efda918f0ba 70 SysTick_IRQn = -1, /**< Cortex-M0 System Tick Interrupt */
bogdanm 73:1efda918f0ba 71
bogdanm 73:1efda918f0ba 72 /* Device specific interrupts */
bogdanm 73:1efda918f0ba 73 DMA0_IRQn = 0, /**< DMA channel 0 transfer complete/error interrupt */
bogdanm 73:1efda918f0ba 74 DMA1_IRQn = 1, /**< DMA channel 1 transfer complete/error interrupt */
bogdanm 73:1efda918f0ba 75 DMA2_IRQn = 2, /**< DMA channel 2 transfer complete/error interrupt */
bogdanm 73:1efda918f0ba 76 DMA3_IRQn = 3, /**< DMA channel 3 transfer complete/error interrupt */
bogdanm 73:1efda918f0ba 77 Reserved20_IRQn = 4, /**< Reserved interrupt 20 */
bogdanm 73:1efda918f0ba 78 FTFA_IRQn = 5, /**< FTFA command complete/read collision interrupt */
bogdanm 73:1efda918f0ba 79 LVD_LVW_IRQn = 6, /**< Low Voltage Detect, Low Voltage Warning */
bogdanm 73:1efda918f0ba 80 LLW_IRQn = 7, /**< Low Leakage Wakeup */
bogdanm 73:1efda918f0ba 81 I2C0_IRQn = 8, /**< I2C0 interrupt */
bogdanm 73:1efda918f0ba 82 I2C1_IRQn = 9, /**< I2C0 interrupt 25 */
bogdanm 73:1efda918f0ba 83 SPI0_IRQn = 10, /**< SPI0 interrupt */
bogdanm 73:1efda918f0ba 84 SPI1_IRQn = 11, /**< SPI1 interrupt */
bogdanm 73:1efda918f0ba 85 UART0_IRQn = 12, /**< UART0 status/error interrupt */
bogdanm 73:1efda918f0ba 86 UART1_IRQn = 13, /**< UART1 status/error interrupt */
bogdanm 73:1efda918f0ba 87 UART2_IRQn = 14, /**< UART2 status/error interrupt */
bogdanm 73:1efda918f0ba 88 ADC0_IRQn = 15, /**< ADC0 interrupt */
bogdanm 73:1efda918f0ba 89 CMP0_IRQn = 16, /**< CMP0 interrupt */
bogdanm 73:1efda918f0ba 90 TPM0_IRQn = 17, /**< TPM0 fault, overflow and channels interrupt */
bogdanm 73:1efda918f0ba 91 TPM1_IRQn = 18, /**< TPM1 fault, overflow and channels interrupt */
bogdanm 73:1efda918f0ba 92 TPM2_IRQn = 19, /**< TPM2 fault, overflow and channels interrupt */
bogdanm 73:1efda918f0ba 93 RTC_IRQn = 20, /**< RTC interrupt */
bogdanm 73:1efda918f0ba 94 RTC_Seconds_IRQn = 21, /**< RTC seconds interrupt */
bogdanm 73:1efda918f0ba 95 PIT_IRQn = 22, /**< PIT timer interrupt */
bogdanm 73:1efda918f0ba 96 I2S0_IRQn = 23, /**< I2S0 transmit interrupt */
bogdanm 73:1efda918f0ba 97 USB0_IRQn = 24, /**< USB0 interrupt */
bogdanm 73:1efda918f0ba 98 DAC0_IRQn = 25, /**< DAC0 interrupt */
bogdanm 73:1efda918f0ba 99 TSI0_IRQn = 26, /**< TSI0 interrupt */
bogdanm 73:1efda918f0ba 100 MCG_IRQn = 27, /**< MCG interrupt */
bogdanm 73:1efda918f0ba 101 LPTimer_IRQn = 28, /**< LPTimer interrupt */
bogdanm 73:1efda918f0ba 102 LCD_IRQn = 29, /**< Segment LCD Interrupt */
bogdanm 73:1efda918f0ba 103 PORTA_IRQn = 30, /**< Port A interrupt */
bogdanm 73:1efda918f0ba 104 PORTD_IRQn = 31 /**< Port D interrupt */
bogdanm 73:1efda918f0ba 105 } IRQn_Type;
bogdanm 73:1efda918f0ba 106
bogdanm 73:1efda918f0ba 107 /**
bogdanm 73:1efda918f0ba 108 * @}
bogdanm 73:1efda918f0ba 109 */ /* end of group Interrupt_vector_numbers */
bogdanm 73:1efda918f0ba 110
bogdanm 73:1efda918f0ba 111
bogdanm 73:1efda918f0ba 112 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 113 -- Cortex M0 Core Configuration
bogdanm 73:1efda918f0ba 114 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 115
bogdanm 73:1efda918f0ba 116 /**
bogdanm 73:1efda918f0ba 117 * @addtogroup Cortex_Core_Configuration Cortex M0 Core Configuration
bogdanm 73:1efda918f0ba 118 * @{
bogdanm 73:1efda918f0ba 119 */
bogdanm 73:1efda918f0ba 120
bogdanm 73:1efda918f0ba 121 #define __CM0PLUS_REV 0x0000 /**< Core revision r0p0 */
bogdanm 73:1efda918f0ba 122 #define __MPU_PRESENT 0 /**< Defines if an MPU is present or not */
bogdanm 73:1efda918f0ba 123 #define __VTOR_PRESENT 1 /**< Defines if an MPU is present or not */
bogdanm 73:1efda918f0ba 124 #define __NVIC_PRIO_BITS 2 /**< Number of priority bits implemented in the NVIC */
bogdanm 73:1efda918f0ba 125 #define __Vendor_SysTickConfig 0 /**< Vendor specific implementation of SysTickConfig is defined */
bogdanm 73:1efda918f0ba 126
bogdanm 73:1efda918f0ba 127 #include "core_cm0plus.h" /* Core Peripheral Access Layer */
bogdanm 73:1efda918f0ba 128 #include "system_MKL46Z4.h" /* Device specific configuration file */
bogdanm 73:1efda918f0ba 129
bogdanm 73:1efda918f0ba 130 /**
bogdanm 73:1efda918f0ba 131 * @}
bogdanm 73:1efda918f0ba 132 */ /* end of group Cortex_Core_Configuration */
bogdanm 73:1efda918f0ba 133
bogdanm 73:1efda918f0ba 134
bogdanm 73:1efda918f0ba 135 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 136 -- Device Peripheral Access Layer
bogdanm 73:1efda918f0ba 137 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 138
bogdanm 73:1efda918f0ba 139 /**
bogdanm 73:1efda918f0ba 140 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
bogdanm 73:1efda918f0ba 141 * @{
bogdanm 73:1efda918f0ba 142 */
bogdanm 73:1efda918f0ba 143
bogdanm 73:1efda918f0ba 144
bogdanm 73:1efda918f0ba 145 /*
bogdanm 73:1efda918f0ba 146 ** Start of section using anonymous unions
bogdanm 73:1efda918f0ba 147 */
bogdanm 73:1efda918f0ba 148
bogdanm 73:1efda918f0ba 149 #if defined(__ARMCC_VERSION)
bogdanm 73:1efda918f0ba 150 #pragma push
bogdanm 73:1efda918f0ba 151 #pragma anon_unions
bogdanm 73:1efda918f0ba 152 #elif defined(__CWCC__)
bogdanm 73:1efda918f0ba 153 #pragma push
bogdanm 73:1efda918f0ba 154 #pragma cpp_extensions on
bogdanm 73:1efda918f0ba 155 #elif defined(__GNUC__)
bogdanm 73:1efda918f0ba 156 /* anonymous unions are enabled by default */
bogdanm 73:1efda918f0ba 157 #elif defined(__IAR_SYSTEMS_ICC__)
bogdanm 73:1efda918f0ba 158 #pragma language=extended
bogdanm 73:1efda918f0ba 159 #else
bogdanm 73:1efda918f0ba 160 #error Not supported compiler type
bogdanm 73:1efda918f0ba 161 #endif
bogdanm 73:1efda918f0ba 162
bogdanm 73:1efda918f0ba 163 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 164 -- ADC Peripheral Access Layer
bogdanm 73:1efda918f0ba 165 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 166
bogdanm 73:1efda918f0ba 167 /**
bogdanm 73:1efda918f0ba 168 * @addtogroup ADC_Peripheral_Access_Layer ADC Peripheral Access Layer
bogdanm 73:1efda918f0ba 169 * @{
bogdanm 73:1efda918f0ba 170 */
bogdanm 73:1efda918f0ba 171
bogdanm 73:1efda918f0ba 172 /** ADC - Register Layout Typedef */
bogdanm 73:1efda918f0ba 173 typedef struct {
bogdanm 73:1efda918f0ba 174 __IO uint32_t SC1[2]; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
bogdanm 73:1efda918f0ba 175 __IO uint32_t CFG1; /**< ADC Configuration Register 1, offset: 0x8 */
bogdanm 73:1efda918f0ba 176 __IO uint32_t CFG2; /**< ADC Configuration Register 2, offset: 0xC */
bogdanm 73:1efda918f0ba 177 __I uint32_t R[2]; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
bogdanm 73:1efda918f0ba 178 __IO uint32_t CV1; /**< Compare Value Registers, offset: 0x18 */
bogdanm 73:1efda918f0ba 179 __IO uint32_t CV2; /**< Compare Value Registers, offset: 0x1C */
bogdanm 73:1efda918f0ba 180 __IO uint32_t SC2; /**< Status and Control Register 2, offset: 0x20 */
bogdanm 73:1efda918f0ba 181 __IO uint32_t SC3; /**< Status and Control Register 3, offset: 0x24 */
bogdanm 73:1efda918f0ba 182 __IO uint32_t OFS; /**< ADC Offset Correction Register, offset: 0x28 */
bogdanm 73:1efda918f0ba 183 __IO uint32_t PG; /**< ADC Plus-Side Gain Register, offset: 0x2C */
bogdanm 73:1efda918f0ba 184 __IO uint32_t MG; /**< ADC Minus-Side Gain Register, offset: 0x30 */
bogdanm 73:1efda918f0ba 185 __IO uint32_t CLPD; /**< ADC Plus-Side General Calibration Value Register, offset: 0x34 */
bogdanm 73:1efda918f0ba 186 __IO uint32_t CLPS; /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
bogdanm 73:1efda918f0ba 187 __IO uint32_t CLP4; /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
bogdanm 73:1efda918f0ba 188 __IO uint32_t CLP3; /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
bogdanm 73:1efda918f0ba 189 __IO uint32_t CLP2; /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
bogdanm 73:1efda918f0ba 190 __IO uint32_t CLP1; /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
bogdanm 73:1efda918f0ba 191 __IO uint32_t CLP0; /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
bogdanm 73:1efda918f0ba 192 uint8_t RESERVED_0[4];
bogdanm 73:1efda918f0ba 193 __IO uint32_t CLMD; /**< ADC Minus-Side General Calibration Value Register, offset: 0x54 */
bogdanm 73:1efda918f0ba 194 __IO uint32_t CLMS; /**< ADC Minus-Side General Calibration Value Register, offset: 0x58 */
bogdanm 73:1efda918f0ba 195 __IO uint32_t CLM4; /**< ADC Minus-Side General Calibration Value Register, offset: 0x5C */
bogdanm 73:1efda918f0ba 196 __IO uint32_t CLM3; /**< ADC Minus-Side General Calibration Value Register, offset: 0x60 */
bogdanm 73:1efda918f0ba 197 __IO uint32_t CLM2; /**< ADC Minus-Side General Calibration Value Register, offset: 0x64 */
bogdanm 73:1efda918f0ba 198 __IO uint32_t CLM1; /**< ADC Minus-Side General Calibration Value Register, offset: 0x68 */
bogdanm 73:1efda918f0ba 199 __IO uint32_t CLM0; /**< ADC Minus-Side General Calibration Value Register, offset: 0x6C */
bogdanm 73:1efda918f0ba 200 } ADC_Type;
bogdanm 73:1efda918f0ba 201
bogdanm 73:1efda918f0ba 202 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 203 -- ADC Register Masks
bogdanm 73:1efda918f0ba 204 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 205
bogdanm 73:1efda918f0ba 206 /**
bogdanm 73:1efda918f0ba 207 * @addtogroup ADC_Register_Masks ADC Register Masks
bogdanm 73:1efda918f0ba 208 * @{
bogdanm 73:1efda918f0ba 209 */
bogdanm 73:1efda918f0ba 210
bogdanm 73:1efda918f0ba 211 /* SC1 Bit Fields */
bogdanm 73:1efda918f0ba 212 #define ADC_SC1_ADCH_MASK 0x1Fu
bogdanm 73:1efda918f0ba 213 #define ADC_SC1_ADCH_SHIFT 0
bogdanm 73:1efda918f0ba 214 #define ADC_SC1_ADCH(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC1_ADCH_SHIFT))&ADC_SC1_ADCH_MASK)
bogdanm 73:1efda918f0ba 215 #define ADC_SC1_DIFF_MASK 0x20u
bogdanm 73:1efda918f0ba 216 #define ADC_SC1_DIFF_SHIFT 5
bogdanm 73:1efda918f0ba 217 #define ADC_SC1_AIEN_MASK 0x40u
bogdanm 73:1efda918f0ba 218 #define ADC_SC1_AIEN_SHIFT 6
bogdanm 73:1efda918f0ba 219 #define ADC_SC1_COCO_MASK 0x80u
bogdanm 73:1efda918f0ba 220 #define ADC_SC1_COCO_SHIFT 7
bogdanm 73:1efda918f0ba 221 /* CFG1 Bit Fields */
bogdanm 73:1efda918f0ba 222 #define ADC_CFG1_ADICLK_MASK 0x3u
bogdanm 73:1efda918f0ba 223 #define ADC_CFG1_ADICLK_SHIFT 0
bogdanm 73:1efda918f0ba 224 #define ADC_CFG1_ADICLK(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADICLK_SHIFT))&ADC_CFG1_ADICLK_MASK)
bogdanm 73:1efda918f0ba 225 #define ADC_CFG1_MODE_MASK 0xCu
bogdanm 73:1efda918f0ba 226 #define ADC_CFG1_MODE_SHIFT 2
bogdanm 73:1efda918f0ba 227 #define ADC_CFG1_MODE(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_MODE_SHIFT))&ADC_CFG1_MODE_MASK)
bogdanm 73:1efda918f0ba 228 #define ADC_CFG1_ADLSMP_MASK 0x10u
bogdanm 73:1efda918f0ba 229 #define ADC_CFG1_ADLSMP_SHIFT 4
bogdanm 73:1efda918f0ba 230 #define ADC_CFG1_ADIV_MASK 0x60u
bogdanm 73:1efda918f0ba 231 #define ADC_CFG1_ADIV_SHIFT 5
bogdanm 73:1efda918f0ba 232 #define ADC_CFG1_ADIV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADIV_SHIFT))&ADC_CFG1_ADIV_MASK)
bogdanm 73:1efda918f0ba 233 #define ADC_CFG1_ADLPC_MASK 0x80u
bogdanm 73:1efda918f0ba 234 #define ADC_CFG1_ADLPC_SHIFT 7
bogdanm 73:1efda918f0ba 235 /* CFG2 Bit Fields */
bogdanm 73:1efda918f0ba 236 #define ADC_CFG2_ADLSTS_MASK 0x3u
bogdanm 73:1efda918f0ba 237 #define ADC_CFG2_ADLSTS_SHIFT 0
bogdanm 73:1efda918f0ba 238 #define ADC_CFG2_ADLSTS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG2_ADLSTS_SHIFT))&ADC_CFG2_ADLSTS_MASK)
bogdanm 73:1efda918f0ba 239 #define ADC_CFG2_ADHSC_MASK 0x4u
bogdanm 73:1efda918f0ba 240 #define ADC_CFG2_ADHSC_SHIFT 2
bogdanm 73:1efda918f0ba 241 #define ADC_CFG2_ADACKEN_MASK 0x8u
bogdanm 73:1efda918f0ba 242 #define ADC_CFG2_ADACKEN_SHIFT 3
bogdanm 73:1efda918f0ba 243 #define ADC_CFG2_MUXSEL_MASK 0x10u
bogdanm 73:1efda918f0ba 244 #define ADC_CFG2_MUXSEL_SHIFT 4
bogdanm 73:1efda918f0ba 245 /* R Bit Fields */
bogdanm 73:1efda918f0ba 246 #define ADC_R_D_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 247 #define ADC_R_D_SHIFT 0
bogdanm 73:1efda918f0ba 248 #define ADC_R_D(x) (((uint32_t)(((uint32_t)(x))<<ADC_R_D_SHIFT))&ADC_R_D_MASK)
bogdanm 73:1efda918f0ba 249 /* CV1 Bit Fields */
bogdanm 73:1efda918f0ba 250 #define ADC_CV1_CV_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 251 #define ADC_CV1_CV_SHIFT 0
bogdanm 73:1efda918f0ba 252 #define ADC_CV1_CV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CV1_CV_SHIFT))&ADC_CV1_CV_MASK)
bogdanm 73:1efda918f0ba 253 /* CV2 Bit Fields */
bogdanm 73:1efda918f0ba 254 #define ADC_CV2_CV_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 255 #define ADC_CV2_CV_SHIFT 0
bogdanm 73:1efda918f0ba 256 #define ADC_CV2_CV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CV2_CV_SHIFT))&ADC_CV2_CV_MASK)
bogdanm 73:1efda918f0ba 257 /* SC2 Bit Fields */
bogdanm 73:1efda918f0ba 258 #define ADC_SC2_REFSEL_MASK 0x3u
bogdanm 73:1efda918f0ba 259 #define ADC_SC2_REFSEL_SHIFT 0
bogdanm 73:1efda918f0ba 260 #define ADC_SC2_REFSEL(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC2_REFSEL_SHIFT))&ADC_SC2_REFSEL_MASK)
bogdanm 73:1efda918f0ba 261 #define ADC_SC2_DMAEN_MASK 0x4u
bogdanm 73:1efda918f0ba 262 #define ADC_SC2_DMAEN_SHIFT 2
bogdanm 73:1efda918f0ba 263 #define ADC_SC2_ACREN_MASK 0x8u
bogdanm 73:1efda918f0ba 264 #define ADC_SC2_ACREN_SHIFT 3
bogdanm 73:1efda918f0ba 265 #define ADC_SC2_ACFGT_MASK 0x10u
bogdanm 73:1efda918f0ba 266 #define ADC_SC2_ACFGT_SHIFT 4
bogdanm 73:1efda918f0ba 267 #define ADC_SC2_ACFE_MASK 0x20u
bogdanm 73:1efda918f0ba 268 #define ADC_SC2_ACFE_SHIFT 5
bogdanm 73:1efda918f0ba 269 #define ADC_SC2_ADTRG_MASK 0x40u
bogdanm 73:1efda918f0ba 270 #define ADC_SC2_ADTRG_SHIFT 6
bogdanm 73:1efda918f0ba 271 #define ADC_SC2_ADACT_MASK 0x80u
bogdanm 73:1efda918f0ba 272 #define ADC_SC2_ADACT_SHIFT 7
bogdanm 73:1efda918f0ba 273 /* SC3 Bit Fields */
bogdanm 73:1efda918f0ba 274 #define ADC_SC3_AVGS_MASK 0x3u
bogdanm 73:1efda918f0ba 275 #define ADC_SC3_AVGS_SHIFT 0
bogdanm 73:1efda918f0ba 276 #define ADC_SC3_AVGS(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGS_SHIFT))&ADC_SC3_AVGS_MASK)
bogdanm 73:1efda918f0ba 277 #define ADC_SC3_AVGE_MASK 0x4u
bogdanm 73:1efda918f0ba 278 #define ADC_SC3_AVGE_SHIFT 2
bogdanm 73:1efda918f0ba 279 #define ADC_SC3_ADCO_MASK 0x8u
bogdanm 73:1efda918f0ba 280 #define ADC_SC3_ADCO_SHIFT 3
bogdanm 73:1efda918f0ba 281 #define ADC_SC3_CALF_MASK 0x40u
bogdanm 73:1efda918f0ba 282 #define ADC_SC3_CALF_SHIFT 6
bogdanm 73:1efda918f0ba 283 #define ADC_SC3_CAL_MASK 0x80u
bogdanm 73:1efda918f0ba 284 #define ADC_SC3_CAL_SHIFT 7
bogdanm 73:1efda918f0ba 285 /* OFS Bit Fields */
bogdanm 73:1efda918f0ba 286 #define ADC_OFS_OFS_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 287 #define ADC_OFS_OFS_SHIFT 0
bogdanm 73:1efda918f0ba 288 #define ADC_OFS_OFS(x) (((uint32_t)(((uint32_t)(x))<<ADC_OFS_OFS_SHIFT))&ADC_OFS_OFS_MASK)
bogdanm 73:1efda918f0ba 289 /* PG Bit Fields */
bogdanm 73:1efda918f0ba 290 #define ADC_PG_PG_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 291 #define ADC_PG_PG_SHIFT 0
bogdanm 73:1efda918f0ba 292 #define ADC_PG_PG(x) (((uint32_t)(((uint32_t)(x))<<ADC_PG_PG_SHIFT))&ADC_PG_PG_MASK)
bogdanm 73:1efda918f0ba 293 /* MG Bit Fields */
bogdanm 73:1efda918f0ba 294 #define ADC_MG_MG_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 295 #define ADC_MG_MG_SHIFT 0
bogdanm 73:1efda918f0ba 296 #define ADC_MG_MG(x) (((uint32_t)(((uint32_t)(x))<<ADC_MG_MG_SHIFT))&ADC_MG_MG_MASK)
bogdanm 73:1efda918f0ba 297 /* CLPD Bit Fields */
bogdanm 73:1efda918f0ba 298 #define ADC_CLPD_CLPD_MASK 0x3Fu
bogdanm 73:1efda918f0ba 299 #define ADC_CLPD_CLPD_SHIFT 0
bogdanm 73:1efda918f0ba 300 #define ADC_CLPD_CLPD(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLPD_CLPD_SHIFT))&ADC_CLPD_CLPD_MASK)
bogdanm 73:1efda918f0ba 301 /* CLPS Bit Fields */
bogdanm 73:1efda918f0ba 302 #define ADC_CLPS_CLPS_MASK 0x3Fu
bogdanm 73:1efda918f0ba 303 #define ADC_CLPS_CLPS_SHIFT 0
bogdanm 73:1efda918f0ba 304 #define ADC_CLPS_CLPS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLPS_CLPS_SHIFT))&ADC_CLPS_CLPS_MASK)
bogdanm 73:1efda918f0ba 305 /* CLP4 Bit Fields */
bogdanm 73:1efda918f0ba 306 #define ADC_CLP4_CLP4_MASK 0x3FFu
bogdanm 73:1efda918f0ba 307 #define ADC_CLP4_CLP4_SHIFT 0
bogdanm 73:1efda918f0ba 308 #define ADC_CLP4_CLP4(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP4_CLP4_SHIFT))&ADC_CLP4_CLP4_MASK)
bogdanm 73:1efda918f0ba 309 /* CLP3 Bit Fields */
bogdanm 73:1efda918f0ba 310 #define ADC_CLP3_CLP3_MASK 0x1FFu
bogdanm 73:1efda918f0ba 311 #define ADC_CLP3_CLP3_SHIFT 0
bogdanm 73:1efda918f0ba 312 #define ADC_CLP3_CLP3(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP3_CLP3_SHIFT))&ADC_CLP3_CLP3_MASK)
bogdanm 73:1efda918f0ba 313 /* CLP2 Bit Fields */
bogdanm 73:1efda918f0ba 314 #define ADC_CLP2_CLP2_MASK 0xFFu
bogdanm 73:1efda918f0ba 315 #define ADC_CLP2_CLP2_SHIFT 0
bogdanm 73:1efda918f0ba 316 #define ADC_CLP2_CLP2(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP2_CLP2_SHIFT))&ADC_CLP2_CLP2_MASK)
bogdanm 73:1efda918f0ba 317 /* CLP1 Bit Fields */
bogdanm 73:1efda918f0ba 318 #define ADC_CLP1_CLP1_MASK 0x7Fu
bogdanm 73:1efda918f0ba 319 #define ADC_CLP1_CLP1_SHIFT 0
bogdanm 73:1efda918f0ba 320 #define ADC_CLP1_CLP1(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP1_CLP1_SHIFT))&ADC_CLP1_CLP1_MASK)
bogdanm 73:1efda918f0ba 321 /* CLP0 Bit Fields */
bogdanm 73:1efda918f0ba 322 #define ADC_CLP0_CLP0_MASK 0x3Fu
bogdanm 73:1efda918f0ba 323 #define ADC_CLP0_CLP0_SHIFT 0
bogdanm 73:1efda918f0ba 324 #define ADC_CLP0_CLP0(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP0_CLP0_SHIFT))&ADC_CLP0_CLP0_MASK)
bogdanm 73:1efda918f0ba 325 /* CLMD Bit Fields */
bogdanm 73:1efda918f0ba 326 #define ADC_CLMD_CLMD_MASK 0x3Fu
bogdanm 73:1efda918f0ba 327 #define ADC_CLMD_CLMD_SHIFT 0
bogdanm 73:1efda918f0ba 328 #define ADC_CLMD_CLMD(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLMD_CLMD_SHIFT))&ADC_CLMD_CLMD_MASK)
bogdanm 73:1efda918f0ba 329 /* CLMS Bit Fields */
bogdanm 73:1efda918f0ba 330 #define ADC_CLMS_CLMS_MASK 0x3Fu
bogdanm 73:1efda918f0ba 331 #define ADC_CLMS_CLMS_SHIFT 0
bogdanm 73:1efda918f0ba 332 #define ADC_CLMS_CLMS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLMS_CLMS_SHIFT))&ADC_CLMS_CLMS_MASK)
bogdanm 73:1efda918f0ba 333 /* CLM4 Bit Fields */
bogdanm 73:1efda918f0ba 334 #define ADC_CLM4_CLM4_MASK 0x3FFu
bogdanm 73:1efda918f0ba 335 #define ADC_CLM4_CLM4_SHIFT 0
bogdanm 73:1efda918f0ba 336 #define ADC_CLM4_CLM4(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM4_CLM4_SHIFT))&ADC_CLM4_CLM4_MASK)
bogdanm 73:1efda918f0ba 337 /* CLM3 Bit Fields */
bogdanm 73:1efda918f0ba 338 #define ADC_CLM3_CLM3_MASK 0x1FFu
bogdanm 73:1efda918f0ba 339 #define ADC_CLM3_CLM3_SHIFT 0
bogdanm 73:1efda918f0ba 340 #define ADC_CLM3_CLM3(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM3_CLM3_SHIFT))&ADC_CLM3_CLM3_MASK)
bogdanm 73:1efda918f0ba 341 /* CLM2 Bit Fields */
bogdanm 73:1efda918f0ba 342 #define ADC_CLM2_CLM2_MASK 0xFFu
bogdanm 73:1efda918f0ba 343 #define ADC_CLM2_CLM2_SHIFT 0
bogdanm 73:1efda918f0ba 344 #define ADC_CLM2_CLM2(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM2_CLM2_SHIFT))&ADC_CLM2_CLM2_MASK)
bogdanm 73:1efda918f0ba 345 /* CLM1 Bit Fields */
bogdanm 73:1efda918f0ba 346 #define ADC_CLM1_CLM1_MASK 0x7Fu
bogdanm 73:1efda918f0ba 347 #define ADC_CLM1_CLM1_SHIFT 0
bogdanm 73:1efda918f0ba 348 #define ADC_CLM1_CLM1(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM1_CLM1_SHIFT))&ADC_CLM1_CLM1_MASK)
bogdanm 73:1efda918f0ba 349 /* CLM0 Bit Fields */
bogdanm 73:1efda918f0ba 350 #define ADC_CLM0_CLM0_MASK 0x3Fu
bogdanm 73:1efda918f0ba 351 #define ADC_CLM0_CLM0_SHIFT 0
bogdanm 73:1efda918f0ba 352 #define ADC_CLM0_CLM0(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM0_CLM0_SHIFT))&ADC_CLM0_CLM0_MASK)
bogdanm 73:1efda918f0ba 353
bogdanm 73:1efda918f0ba 354 /**
bogdanm 73:1efda918f0ba 355 * @}
bogdanm 73:1efda918f0ba 356 */ /* end of group ADC_Register_Masks */
bogdanm 73:1efda918f0ba 357
bogdanm 73:1efda918f0ba 358
bogdanm 73:1efda918f0ba 359 /* ADC - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 360 /** Peripheral ADC0 base address */
bogdanm 73:1efda918f0ba 361 #define ADC0_BASE (0x4003B000u)
bogdanm 73:1efda918f0ba 362 /** Peripheral ADC0 base pointer */
bogdanm 73:1efda918f0ba 363 #define ADC0 ((ADC_Type *)ADC0_BASE)
bogdanm 73:1efda918f0ba 364 /** Array initializer of ADC peripheral base pointers */
bogdanm 73:1efda918f0ba 365 #define ADC_BASES { ADC0 }
bogdanm 73:1efda918f0ba 366
bogdanm 73:1efda918f0ba 367 /**
bogdanm 73:1efda918f0ba 368 * @}
bogdanm 73:1efda918f0ba 369 */ /* end of group ADC_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 370
bogdanm 73:1efda918f0ba 371
bogdanm 73:1efda918f0ba 372 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 373 -- CMP Peripheral Access Layer
bogdanm 73:1efda918f0ba 374 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 375
bogdanm 73:1efda918f0ba 376 /**
bogdanm 73:1efda918f0ba 377 * @addtogroup CMP_Peripheral_Access_Layer CMP Peripheral Access Layer
bogdanm 73:1efda918f0ba 378 * @{
bogdanm 73:1efda918f0ba 379 */
bogdanm 73:1efda918f0ba 380
bogdanm 73:1efda918f0ba 381 /** CMP - Register Layout Typedef */
bogdanm 73:1efda918f0ba 382 typedef struct {
bogdanm 73:1efda918f0ba 383 __IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
bogdanm 73:1efda918f0ba 384 __IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
bogdanm 73:1efda918f0ba 385 __IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
bogdanm 73:1efda918f0ba 386 __IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
bogdanm 73:1efda918f0ba 387 __IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
bogdanm 73:1efda918f0ba 388 __IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
bogdanm 73:1efda918f0ba 389 } CMP_Type;
bogdanm 73:1efda918f0ba 390
bogdanm 73:1efda918f0ba 391 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 392 -- CMP Register Masks
bogdanm 73:1efda918f0ba 393 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 394
bogdanm 73:1efda918f0ba 395 /**
bogdanm 73:1efda918f0ba 396 * @addtogroup CMP_Register_Masks CMP Register Masks
bogdanm 73:1efda918f0ba 397 * @{
bogdanm 73:1efda918f0ba 398 */
bogdanm 73:1efda918f0ba 399
bogdanm 73:1efda918f0ba 400 /* CR0 Bit Fields */
bogdanm 73:1efda918f0ba 401 #define CMP_CR0_HYSTCTR_MASK 0x3u
bogdanm 73:1efda918f0ba 402 #define CMP_CR0_HYSTCTR_SHIFT 0
bogdanm 73:1efda918f0ba 403 #define CMP_CR0_HYSTCTR(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR0_HYSTCTR_SHIFT))&CMP_CR0_HYSTCTR_MASK)
bogdanm 73:1efda918f0ba 404 #define CMP_CR0_FILTER_CNT_MASK 0x70u
bogdanm 73:1efda918f0ba 405 #define CMP_CR0_FILTER_CNT_SHIFT 4
bogdanm 73:1efda918f0ba 406 #define CMP_CR0_FILTER_CNT(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR0_FILTER_CNT_SHIFT))&CMP_CR0_FILTER_CNT_MASK)
bogdanm 73:1efda918f0ba 407 /* CR1 Bit Fields */
bogdanm 73:1efda918f0ba 408 #define CMP_CR1_EN_MASK 0x1u
bogdanm 73:1efda918f0ba 409 #define CMP_CR1_EN_SHIFT 0
bogdanm 73:1efda918f0ba 410 #define CMP_CR1_OPE_MASK 0x2u
bogdanm 73:1efda918f0ba 411 #define CMP_CR1_OPE_SHIFT 1
bogdanm 73:1efda918f0ba 412 #define CMP_CR1_COS_MASK 0x4u
bogdanm 73:1efda918f0ba 413 #define CMP_CR1_COS_SHIFT 2
bogdanm 73:1efda918f0ba 414 #define CMP_CR1_INV_MASK 0x8u
bogdanm 73:1efda918f0ba 415 #define CMP_CR1_INV_SHIFT 3
bogdanm 73:1efda918f0ba 416 #define CMP_CR1_PMODE_MASK 0x10u
bogdanm 73:1efda918f0ba 417 #define CMP_CR1_PMODE_SHIFT 4
bogdanm 73:1efda918f0ba 418 #define CMP_CR1_TRIGM_MASK 0x20u
bogdanm 73:1efda918f0ba 419 #define CMP_CR1_TRIGM_SHIFT 5
bogdanm 73:1efda918f0ba 420 #define CMP_CR1_WE_MASK 0x40u
bogdanm 73:1efda918f0ba 421 #define CMP_CR1_WE_SHIFT 6
bogdanm 73:1efda918f0ba 422 #define CMP_CR1_SE_MASK 0x80u
bogdanm 73:1efda918f0ba 423 #define CMP_CR1_SE_SHIFT 7
bogdanm 73:1efda918f0ba 424 /* FPR Bit Fields */
bogdanm 73:1efda918f0ba 425 #define CMP_FPR_FILT_PER_MASK 0xFFu
bogdanm 73:1efda918f0ba 426 #define CMP_FPR_FILT_PER_SHIFT 0
bogdanm 73:1efda918f0ba 427 #define CMP_FPR_FILT_PER(x) (((uint8_t)(((uint8_t)(x))<<CMP_FPR_FILT_PER_SHIFT))&CMP_FPR_FILT_PER_MASK)
bogdanm 73:1efda918f0ba 428 /* SCR Bit Fields */
bogdanm 73:1efda918f0ba 429 #define CMP_SCR_COUT_MASK 0x1u
bogdanm 73:1efda918f0ba 430 #define CMP_SCR_COUT_SHIFT 0
bogdanm 73:1efda918f0ba 431 #define CMP_SCR_CFF_MASK 0x2u
bogdanm 73:1efda918f0ba 432 #define CMP_SCR_CFF_SHIFT 1
bogdanm 73:1efda918f0ba 433 #define CMP_SCR_CFR_MASK 0x4u
bogdanm 73:1efda918f0ba 434 #define CMP_SCR_CFR_SHIFT 2
bogdanm 73:1efda918f0ba 435 #define CMP_SCR_IEF_MASK 0x8u
bogdanm 73:1efda918f0ba 436 #define CMP_SCR_IEF_SHIFT 3
bogdanm 73:1efda918f0ba 437 #define CMP_SCR_IER_MASK 0x10u
bogdanm 73:1efda918f0ba 438 #define CMP_SCR_IER_SHIFT 4
bogdanm 73:1efda918f0ba 439 #define CMP_SCR_DMAEN_MASK 0x40u
bogdanm 73:1efda918f0ba 440 #define CMP_SCR_DMAEN_SHIFT 6
bogdanm 73:1efda918f0ba 441 /* DACCR Bit Fields */
bogdanm 73:1efda918f0ba 442 #define CMP_DACCR_VOSEL_MASK 0x3Fu
bogdanm 73:1efda918f0ba 443 #define CMP_DACCR_VOSEL_SHIFT 0
bogdanm 73:1efda918f0ba 444 #define CMP_DACCR_VOSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_DACCR_VOSEL_SHIFT))&CMP_DACCR_VOSEL_MASK)
bogdanm 73:1efda918f0ba 445 #define CMP_DACCR_VRSEL_MASK 0x40u
bogdanm 73:1efda918f0ba 446 #define CMP_DACCR_VRSEL_SHIFT 6
bogdanm 73:1efda918f0ba 447 #define CMP_DACCR_DACEN_MASK 0x80u
bogdanm 73:1efda918f0ba 448 #define CMP_DACCR_DACEN_SHIFT 7
bogdanm 73:1efda918f0ba 449 /* MUXCR Bit Fields */
bogdanm 73:1efda918f0ba 450 #define CMP_MUXCR_MSEL_MASK 0x7u
bogdanm 73:1efda918f0ba 451 #define CMP_MUXCR_MSEL_SHIFT 0
bogdanm 73:1efda918f0ba 452 #define CMP_MUXCR_MSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_MUXCR_MSEL_SHIFT))&CMP_MUXCR_MSEL_MASK)
bogdanm 73:1efda918f0ba 453 #define CMP_MUXCR_PSEL_MASK 0x38u
bogdanm 73:1efda918f0ba 454 #define CMP_MUXCR_PSEL_SHIFT 3
bogdanm 73:1efda918f0ba 455 #define CMP_MUXCR_PSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_MUXCR_PSEL_SHIFT))&CMP_MUXCR_PSEL_MASK)
bogdanm 73:1efda918f0ba 456 #define CMP_MUXCR_PSTM_MASK 0x80u
bogdanm 73:1efda918f0ba 457 #define CMP_MUXCR_PSTM_SHIFT 7
bogdanm 73:1efda918f0ba 458
bogdanm 73:1efda918f0ba 459 /**
bogdanm 73:1efda918f0ba 460 * @}
bogdanm 73:1efda918f0ba 461 */ /* end of group CMP_Register_Masks */
bogdanm 73:1efda918f0ba 462
bogdanm 73:1efda918f0ba 463
bogdanm 73:1efda918f0ba 464 /* CMP - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 465 /** Peripheral CMP0 base address */
bogdanm 73:1efda918f0ba 466 #define CMP0_BASE (0x40073000u)
bogdanm 73:1efda918f0ba 467 /** Peripheral CMP0 base pointer */
bogdanm 73:1efda918f0ba 468 #define CMP0 ((CMP_Type *)CMP0_BASE)
bogdanm 73:1efda918f0ba 469 /** Array initializer of CMP peripheral base pointers */
bogdanm 73:1efda918f0ba 470 #define CMP_BASES { CMP0 }
bogdanm 73:1efda918f0ba 471
bogdanm 73:1efda918f0ba 472 /**
bogdanm 73:1efda918f0ba 473 * @}
bogdanm 73:1efda918f0ba 474 */ /* end of group CMP_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 475
bogdanm 73:1efda918f0ba 476
bogdanm 73:1efda918f0ba 477 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 478 -- DAC Peripheral Access Layer
bogdanm 73:1efda918f0ba 479 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 480
bogdanm 73:1efda918f0ba 481 /**
bogdanm 73:1efda918f0ba 482 * @addtogroup DAC_Peripheral_Access_Layer DAC Peripheral Access Layer
bogdanm 73:1efda918f0ba 483 * @{
bogdanm 73:1efda918f0ba 484 */
bogdanm 73:1efda918f0ba 485
bogdanm 73:1efda918f0ba 486 /** DAC - Register Layout Typedef */
bogdanm 73:1efda918f0ba 487 typedef struct {
bogdanm 73:1efda918f0ba 488 struct { /* offset: 0x0, array step: 0x2 */
bogdanm 73:1efda918f0ba 489 __IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
bogdanm 73:1efda918f0ba 490 __IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
bogdanm 73:1efda918f0ba 491 } DAT[2];
bogdanm 73:1efda918f0ba 492 uint8_t RESERVED_0[28];
bogdanm 73:1efda918f0ba 493 __IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
bogdanm 73:1efda918f0ba 494 __IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
bogdanm 73:1efda918f0ba 495 __IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
bogdanm 73:1efda918f0ba 496 __IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
bogdanm 73:1efda918f0ba 497 } DAC_Type;
bogdanm 73:1efda918f0ba 498
bogdanm 73:1efda918f0ba 499 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 500 -- DAC Register Masks
bogdanm 73:1efda918f0ba 501 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 502
bogdanm 73:1efda918f0ba 503 /**
bogdanm 73:1efda918f0ba 504 * @addtogroup DAC_Register_Masks DAC Register Masks
bogdanm 73:1efda918f0ba 505 * @{
bogdanm 73:1efda918f0ba 506 */
bogdanm 73:1efda918f0ba 507
bogdanm 73:1efda918f0ba 508 /* DATL Bit Fields */
bogdanm 73:1efda918f0ba 509 #define DAC_DATL_DATA0_MASK 0xFFu
bogdanm 73:1efda918f0ba 510 #define DAC_DATL_DATA0_SHIFT 0
bogdanm 73:1efda918f0ba 511 #define DAC_DATL_DATA0(x) (((uint8_t)(((uint8_t)(x))<<DAC_DATL_DATA0_SHIFT))&DAC_DATL_DATA0_MASK)
bogdanm 73:1efda918f0ba 512 /* DATH Bit Fields */
bogdanm 73:1efda918f0ba 513 #define DAC_DATH_DATA1_MASK 0xFu
bogdanm 73:1efda918f0ba 514 #define DAC_DATH_DATA1_SHIFT 0
bogdanm 73:1efda918f0ba 515 #define DAC_DATH_DATA1(x) (((uint8_t)(((uint8_t)(x))<<DAC_DATH_DATA1_SHIFT))&DAC_DATH_DATA1_MASK)
bogdanm 73:1efda918f0ba 516 /* SR Bit Fields */
bogdanm 73:1efda918f0ba 517 #define DAC_SR_DACBFRPBF_MASK 0x1u
bogdanm 73:1efda918f0ba 518 #define DAC_SR_DACBFRPBF_SHIFT 0
bogdanm 73:1efda918f0ba 519 #define DAC_SR_DACBFRPTF_MASK 0x2u
bogdanm 73:1efda918f0ba 520 #define DAC_SR_DACBFRPTF_SHIFT 1
bogdanm 73:1efda918f0ba 521 /* C0 Bit Fields */
bogdanm 73:1efda918f0ba 522 #define DAC_C0_DACBBIEN_MASK 0x1u
bogdanm 73:1efda918f0ba 523 #define DAC_C0_DACBBIEN_SHIFT 0
bogdanm 73:1efda918f0ba 524 #define DAC_C0_DACBTIEN_MASK 0x2u
bogdanm 73:1efda918f0ba 525 #define DAC_C0_DACBTIEN_SHIFT 1
bogdanm 73:1efda918f0ba 526 #define DAC_C0_LPEN_MASK 0x8u
bogdanm 73:1efda918f0ba 527 #define DAC_C0_LPEN_SHIFT 3
bogdanm 73:1efda918f0ba 528 #define DAC_C0_DACSWTRG_MASK 0x10u
bogdanm 73:1efda918f0ba 529 #define DAC_C0_DACSWTRG_SHIFT 4
bogdanm 73:1efda918f0ba 530 #define DAC_C0_DACTRGSEL_MASK 0x20u
bogdanm 73:1efda918f0ba 531 #define DAC_C0_DACTRGSEL_SHIFT 5
bogdanm 73:1efda918f0ba 532 #define DAC_C0_DACRFS_MASK 0x40u
bogdanm 73:1efda918f0ba 533 #define DAC_C0_DACRFS_SHIFT 6
bogdanm 73:1efda918f0ba 534 #define DAC_C0_DACEN_MASK 0x80u
bogdanm 73:1efda918f0ba 535 #define DAC_C0_DACEN_SHIFT 7
bogdanm 73:1efda918f0ba 536 /* C1 Bit Fields */
bogdanm 73:1efda918f0ba 537 #define DAC_C1_DACBFEN_MASK 0x1u
bogdanm 73:1efda918f0ba 538 #define DAC_C1_DACBFEN_SHIFT 0
bogdanm 73:1efda918f0ba 539 #define DAC_C1_DACBFMD_MASK 0x4u
bogdanm 73:1efda918f0ba 540 #define DAC_C1_DACBFMD_SHIFT 2
bogdanm 73:1efda918f0ba 541 #define DAC_C1_DMAEN_MASK 0x80u
bogdanm 73:1efda918f0ba 542 #define DAC_C1_DMAEN_SHIFT 7
bogdanm 73:1efda918f0ba 543 /* C2 Bit Fields */
bogdanm 73:1efda918f0ba 544 #define DAC_C2_DACBFUP_MASK 0x1u
bogdanm 73:1efda918f0ba 545 #define DAC_C2_DACBFUP_SHIFT 0
bogdanm 73:1efda918f0ba 546 #define DAC_C2_DACBFRP_MASK 0x10u
bogdanm 73:1efda918f0ba 547 #define DAC_C2_DACBFRP_SHIFT 4
bogdanm 73:1efda918f0ba 548
bogdanm 73:1efda918f0ba 549 /**
bogdanm 73:1efda918f0ba 550 * @}
bogdanm 73:1efda918f0ba 551 */ /* end of group DAC_Register_Masks */
bogdanm 73:1efda918f0ba 552
bogdanm 73:1efda918f0ba 553
bogdanm 73:1efda918f0ba 554 /* DAC - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 555 /** Peripheral DAC0 base address */
bogdanm 73:1efda918f0ba 556 #define DAC0_BASE (0x4003F000u)
bogdanm 73:1efda918f0ba 557 /** Peripheral DAC0 base pointer */
bogdanm 73:1efda918f0ba 558 #define DAC0 ((DAC_Type *)DAC0_BASE)
bogdanm 73:1efda918f0ba 559 /** Array initializer of DAC peripheral base pointers */
bogdanm 73:1efda918f0ba 560 #define DAC_BASES { DAC0 }
bogdanm 73:1efda918f0ba 561
bogdanm 73:1efda918f0ba 562 /**
bogdanm 73:1efda918f0ba 563 * @}
bogdanm 73:1efda918f0ba 564 */ /* end of group DAC_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 565
bogdanm 73:1efda918f0ba 566
bogdanm 73:1efda918f0ba 567 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 568 -- DMA Peripheral Access Layer
bogdanm 73:1efda918f0ba 569 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 570
bogdanm 73:1efda918f0ba 571 /**
bogdanm 73:1efda918f0ba 572 * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer
bogdanm 73:1efda918f0ba 573 * @{
bogdanm 73:1efda918f0ba 574 */
bogdanm 73:1efda918f0ba 575
bogdanm 73:1efda918f0ba 576 /** DMA - Register Layout Typedef */
bogdanm 73:1efda918f0ba 577 typedef struct {
bogdanm 73:1efda918f0ba 578 uint8_t RESERVED_0[256];
bogdanm 73:1efda918f0ba 579 struct { /* offset: 0x100, array step: 0x10 */
bogdanm 73:1efda918f0ba 580 __IO uint32_t SAR; /**< Source Address Register, array offset: 0x100, array step: 0x10 */
bogdanm 73:1efda918f0ba 581 __IO uint32_t DAR; /**< Destination Address Register, array offset: 0x104, array step: 0x10 */
bogdanm 73:1efda918f0ba 582 union { /* offset: 0x108, array step: 0x10 */
bogdanm 73:1efda918f0ba 583 __IO uint32_t DSR_BCR; /**< DMA Status Register / Byte Count Register, array offset: 0x108, array step: 0x10 */
bogdanm 73:1efda918f0ba 584 struct { /* offset: 0x108, array step: 0x10 */
bogdanm 73:1efda918f0ba 585 uint8_t RESERVED_0[3];
bogdanm 73:1efda918f0ba 586 __IO uint8_t DSR; /**< DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 */
bogdanm 73:1efda918f0ba 587 } DMA_DSR_ACCESS8BIT;
bogdanm 73:1efda918f0ba 588 };
bogdanm 73:1efda918f0ba 589 __IO uint32_t DCR; /**< DMA Control Register, array offset: 0x10C, array step: 0x10 */
bogdanm 73:1efda918f0ba 590 } DMA[4];
bogdanm 73:1efda918f0ba 591 } DMA_Type;
bogdanm 73:1efda918f0ba 592
bogdanm 73:1efda918f0ba 593 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 594 -- DMA Register Masks
bogdanm 73:1efda918f0ba 595 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 596
bogdanm 73:1efda918f0ba 597 /**
bogdanm 73:1efda918f0ba 598 * @addtogroup DMA_Register_Masks DMA Register Masks
bogdanm 73:1efda918f0ba 599 * @{
bogdanm 73:1efda918f0ba 600 */
bogdanm 73:1efda918f0ba 601
bogdanm 73:1efda918f0ba 602 /* SAR Bit Fields */
bogdanm 73:1efda918f0ba 603 #define DMA_SAR_SAR_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 604 #define DMA_SAR_SAR_SHIFT 0
bogdanm 73:1efda918f0ba 605 #define DMA_SAR_SAR(x) (((uint32_t)(((uint32_t)(x))<<DMA_SAR_SAR_SHIFT))&DMA_SAR_SAR_MASK)
bogdanm 73:1efda918f0ba 606 /* DAR Bit Fields */
bogdanm 73:1efda918f0ba 607 #define DMA_DAR_DAR_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 608 #define DMA_DAR_DAR_SHIFT 0
bogdanm 73:1efda918f0ba 609 #define DMA_DAR_DAR(x) (((uint32_t)(((uint32_t)(x))<<DMA_DAR_DAR_SHIFT))&DMA_DAR_DAR_MASK)
bogdanm 73:1efda918f0ba 610 /* DSR_BCR Bit Fields */
bogdanm 73:1efda918f0ba 611 #define DMA_DSR_BCR_BCR_MASK 0xFFFFFFu
bogdanm 73:1efda918f0ba 612 #define DMA_DSR_BCR_BCR_SHIFT 0
bogdanm 73:1efda918f0ba 613 #define DMA_DSR_BCR_BCR(x) (((uint32_t)(((uint32_t)(x))<<DMA_DSR_BCR_BCR_SHIFT))&DMA_DSR_BCR_BCR_MASK)
bogdanm 73:1efda918f0ba 614 #define DMA_DSR_BCR_DONE_MASK 0x1000000u
bogdanm 73:1efda918f0ba 615 #define DMA_DSR_BCR_DONE_SHIFT 24
bogdanm 73:1efda918f0ba 616 #define DMA_DSR_BCR_BSY_MASK 0x2000000u
bogdanm 73:1efda918f0ba 617 #define DMA_DSR_BCR_BSY_SHIFT 25
bogdanm 73:1efda918f0ba 618 #define DMA_DSR_BCR_REQ_MASK 0x4000000u
bogdanm 73:1efda918f0ba 619 #define DMA_DSR_BCR_REQ_SHIFT 26
bogdanm 73:1efda918f0ba 620 #define DMA_DSR_BCR_BED_MASK 0x10000000u
bogdanm 73:1efda918f0ba 621 #define DMA_DSR_BCR_BED_SHIFT 28
bogdanm 73:1efda918f0ba 622 #define DMA_DSR_BCR_BES_MASK 0x20000000u
bogdanm 73:1efda918f0ba 623 #define DMA_DSR_BCR_BES_SHIFT 29
bogdanm 73:1efda918f0ba 624 #define DMA_DSR_BCR_CE_MASK 0x40000000u
bogdanm 73:1efda918f0ba 625 #define DMA_DSR_BCR_CE_SHIFT 30
bogdanm 73:1efda918f0ba 626 /* DCR Bit Fields */
bogdanm 73:1efda918f0ba 627 #define DMA_DCR_LCH2_MASK 0x3u
bogdanm 73:1efda918f0ba 628 #define DMA_DCR_LCH2_SHIFT 0
bogdanm 73:1efda918f0ba 629 #define DMA_DCR_LCH2(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_LCH2_SHIFT))&DMA_DCR_LCH2_MASK)
bogdanm 73:1efda918f0ba 630 #define DMA_DCR_LCH1_MASK 0xCu
bogdanm 73:1efda918f0ba 631 #define DMA_DCR_LCH1_SHIFT 2
bogdanm 73:1efda918f0ba 632 #define DMA_DCR_LCH1(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_LCH1_SHIFT))&DMA_DCR_LCH1_MASK)
bogdanm 73:1efda918f0ba 633 #define DMA_DCR_LINKCC_MASK 0x30u
bogdanm 73:1efda918f0ba 634 #define DMA_DCR_LINKCC_SHIFT 4
bogdanm 73:1efda918f0ba 635 #define DMA_DCR_LINKCC(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_LINKCC_SHIFT))&DMA_DCR_LINKCC_MASK)
bogdanm 73:1efda918f0ba 636 #define DMA_DCR_D_REQ_MASK 0x80u
bogdanm 73:1efda918f0ba 637 #define DMA_DCR_D_REQ_SHIFT 7
bogdanm 73:1efda918f0ba 638 #define DMA_DCR_DMOD_MASK 0xF00u
bogdanm 73:1efda918f0ba 639 #define DMA_DCR_DMOD_SHIFT 8
bogdanm 73:1efda918f0ba 640 #define DMA_DCR_DMOD(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_DMOD_SHIFT))&DMA_DCR_DMOD_MASK)
bogdanm 73:1efda918f0ba 641 #define DMA_DCR_SMOD_MASK 0xF000u
bogdanm 73:1efda918f0ba 642 #define DMA_DCR_SMOD_SHIFT 12
bogdanm 73:1efda918f0ba 643 #define DMA_DCR_SMOD(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_SMOD_SHIFT))&DMA_DCR_SMOD_MASK)
bogdanm 73:1efda918f0ba 644 #define DMA_DCR_START_MASK 0x10000u
bogdanm 73:1efda918f0ba 645 #define DMA_DCR_START_SHIFT 16
bogdanm 73:1efda918f0ba 646 #define DMA_DCR_DSIZE_MASK 0x60000u
bogdanm 73:1efda918f0ba 647 #define DMA_DCR_DSIZE_SHIFT 17
bogdanm 73:1efda918f0ba 648 #define DMA_DCR_DSIZE(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_DSIZE_SHIFT))&DMA_DCR_DSIZE_MASK)
bogdanm 73:1efda918f0ba 649 #define DMA_DCR_DINC_MASK 0x80000u
bogdanm 73:1efda918f0ba 650 #define DMA_DCR_DINC_SHIFT 19
bogdanm 73:1efda918f0ba 651 #define DMA_DCR_SSIZE_MASK 0x300000u
bogdanm 73:1efda918f0ba 652 #define DMA_DCR_SSIZE_SHIFT 20
bogdanm 73:1efda918f0ba 653 #define DMA_DCR_SSIZE(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_SSIZE_SHIFT))&DMA_DCR_SSIZE_MASK)
bogdanm 73:1efda918f0ba 654 #define DMA_DCR_SINC_MASK 0x400000u
bogdanm 73:1efda918f0ba 655 #define DMA_DCR_SINC_SHIFT 22
bogdanm 73:1efda918f0ba 656 #define DMA_DCR_EADREQ_MASK 0x800000u
bogdanm 73:1efda918f0ba 657 #define DMA_DCR_EADREQ_SHIFT 23
bogdanm 73:1efda918f0ba 658 #define DMA_DCR_AA_MASK 0x10000000u
bogdanm 73:1efda918f0ba 659 #define DMA_DCR_AA_SHIFT 28
bogdanm 73:1efda918f0ba 660 #define DMA_DCR_CS_MASK 0x20000000u
bogdanm 73:1efda918f0ba 661 #define DMA_DCR_CS_SHIFT 29
bogdanm 73:1efda918f0ba 662 #define DMA_DCR_ERQ_MASK 0x40000000u
bogdanm 73:1efda918f0ba 663 #define DMA_DCR_ERQ_SHIFT 30
bogdanm 73:1efda918f0ba 664 #define DMA_DCR_EINT_MASK 0x80000000u
bogdanm 73:1efda918f0ba 665 #define DMA_DCR_EINT_SHIFT 31
bogdanm 73:1efda918f0ba 666
bogdanm 73:1efda918f0ba 667 /**
bogdanm 73:1efda918f0ba 668 * @}
bogdanm 73:1efda918f0ba 669 */ /* end of group DMA_Register_Masks */
bogdanm 73:1efda918f0ba 670
bogdanm 73:1efda918f0ba 671
bogdanm 73:1efda918f0ba 672 /* DMA - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 673 /** Peripheral DMA base address */
bogdanm 73:1efda918f0ba 674 #define DMA_BASE (0x40008000u)
bogdanm 73:1efda918f0ba 675 /** Peripheral DMA base pointer */
bogdanm 73:1efda918f0ba 676 #define DMA0 ((DMA_Type *)DMA_BASE)
bogdanm 73:1efda918f0ba 677 /** Array initializer of DMA peripheral base pointers */
bogdanm 73:1efda918f0ba 678 #define DMA_BASES { DMA0 }
bogdanm 73:1efda918f0ba 679
bogdanm 73:1efda918f0ba 680 /**
bogdanm 73:1efda918f0ba 681 * @}
bogdanm 73:1efda918f0ba 682 */ /* end of group DMA_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 683
bogdanm 73:1efda918f0ba 684
bogdanm 73:1efda918f0ba 685 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 686 -- DMAMUX Peripheral Access Layer
bogdanm 73:1efda918f0ba 687 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 688
bogdanm 73:1efda918f0ba 689 /**
bogdanm 73:1efda918f0ba 690 * @addtogroup DMAMUX_Peripheral_Access_Layer DMAMUX Peripheral Access Layer
bogdanm 73:1efda918f0ba 691 * @{
bogdanm 73:1efda918f0ba 692 */
bogdanm 73:1efda918f0ba 693
bogdanm 73:1efda918f0ba 694 /** DMAMUX - Register Layout Typedef */
bogdanm 73:1efda918f0ba 695 typedef struct {
bogdanm 73:1efda918f0ba 696 __IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */
bogdanm 73:1efda918f0ba 697 } DMAMUX_Type;
bogdanm 73:1efda918f0ba 698
bogdanm 73:1efda918f0ba 699 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 700 -- DMAMUX Register Masks
bogdanm 73:1efda918f0ba 701 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 702
bogdanm 73:1efda918f0ba 703 /**
bogdanm 73:1efda918f0ba 704 * @addtogroup DMAMUX_Register_Masks DMAMUX Register Masks
bogdanm 73:1efda918f0ba 705 * @{
bogdanm 73:1efda918f0ba 706 */
bogdanm 73:1efda918f0ba 707
bogdanm 73:1efda918f0ba 708 /* CHCFG Bit Fields */
bogdanm 73:1efda918f0ba 709 #define DMAMUX_CHCFG_SOURCE_MASK 0x3Fu
bogdanm 73:1efda918f0ba 710 #define DMAMUX_CHCFG_SOURCE_SHIFT 0
bogdanm 73:1efda918f0ba 711 #define DMAMUX_CHCFG_SOURCE(x) (((uint8_t)(((uint8_t)(x))<<DMAMUX_CHCFG_SOURCE_SHIFT))&DMAMUX_CHCFG_SOURCE_MASK)
bogdanm 73:1efda918f0ba 712 #define DMAMUX_CHCFG_TRIG_MASK 0x40u
bogdanm 73:1efda918f0ba 713 #define DMAMUX_CHCFG_TRIG_SHIFT 6
bogdanm 73:1efda918f0ba 714 #define DMAMUX_CHCFG_ENBL_MASK 0x80u
bogdanm 73:1efda918f0ba 715 #define DMAMUX_CHCFG_ENBL_SHIFT 7
bogdanm 73:1efda918f0ba 716
bogdanm 73:1efda918f0ba 717 /**
bogdanm 73:1efda918f0ba 718 * @}
bogdanm 73:1efda918f0ba 719 */ /* end of group DMAMUX_Register_Masks */
bogdanm 73:1efda918f0ba 720
bogdanm 73:1efda918f0ba 721
bogdanm 73:1efda918f0ba 722 /* DMAMUX - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 723 /** Peripheral DMAMUX0 base address */
bogdanm 73:1efda918f0ba 724 #define DMAMUX0_BASE (0x40021000u)
bogdanm 73:1efda918f0ba 725 /** Peripheral DMAMUX0 base pointer */
bogdanm 73:1efda918f0ba 726 #define DMAMUX0 ((DMAMUX_Type *)DMAMUX0_BASE)
bogdanm 73:1efda918f0ba 727 /** Array initializer of DMAMUX peripheral base pointers */
bogdanm 73:1efda918f0ba 728 #define DMAMUX_BASES { DMAMUX0 }
bogdanm 73:1efda918f0ba 729
bogdanm 73:1efda918f0ba 730 /**
bogdanm 73:1efda918f0ba 731 * @}
bogdanm 73:1efda918f0ba 732 */ /* end of group DMAMUX_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 733
bogdanm 73:1efda918f0ba 734
bogdanm 73:1efda918f0ba 735 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 736 -- FGPIO Peripheral Access Layer
bogdanm 73:1efda918f0ba 737 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 738
bogdanm 73:1efda918f0ba 739 /**
bogdanm 73:1efda918f0ba 740 * @addtogroup FGPIO_Peripheral_Access_Layer FGPIO Peripheral Access Layer
bogdanm 73:1efda918f0ba 741 * @{
bogdanm 73:1efda918f0ba 742 */
bogdanm 73:1efda918f0ba 743
bogdanm 73:1efda918f0ba 744 /** FGPIO - Register Layout Typedef */
bogdanm 73:1efda918f0ba 745 typedef struct {
bogdanm 73:1efda918f0ba 746 __IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 747 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
bogdanm 73:1efda918f0ba 748 __O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
bogdanm 73:1efda918f0ba 749 __O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
bogdanm 73:1efda918f0ba 750 __I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
bogdanm 73:1efda918f0ba 751 __IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
bogdanm 73:1efda918f0ba 752 } FGPIO_Type;
bogdanm 73:1efda918f0ba 753
bogdanm 73:1efda918f0ba 754 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 755 -- FGPIO Register Masks
bogdanm 73:1efda918f0ba 756 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 757
bogdanm 73:1efda918f0ba 758 /**
bogdanm 73:1efda918f0ba 759 * @addtogroup FGPIO_Register_Masks FGPIO Register Masks
bogdanm 73:1efda918f0ba 760 * @{
bogdanm 73:1efda918f0ba 761 */
bogdanm 73:1efda918f0ba 762
bogdanm 73:1efda918f0ba 763 /* PDOR Bit Fields */
bogdanm 73:1efda918f0ba 764 #define FGPIO_PDOR_PDO_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 765 #define FGPIO_PDOR_PDO_SHIFT 0
bogdanm 73:1efda918f0ba 766 #define FGPIO_PDOR_PDO(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PDOR_PDO_SHIFT))&FGPIO_PDOR_PDO_MASK)
bogdanm 73:1efda918f0ba 767 /* PSOR Bit Fields */
bogdanm 73:1efda918f0ba 768 #define FGPIO_PSOR_PTSO_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 769 #define FGPIO_PSOR_PTSO_SHIFT 0
bogdanm 73:1efda918f0ba 770 #define FGPIO_PSOR_PTSO(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PSOR_PTSO_SHIFT))&FGPIO_PSOR_PTSO_MASK)
bogdanm 73:1efda918f0ba 771 /* PCOR Bit Fields */
bogdanm 73:1efda918f0ba 772 #define FGPIO_PCOR_PTCO_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 773 #define FGPIO_PCOR_PTCO_SHIFT 0
bogdanm 73:1efda918f0ba 774 #define FGPIO_PCOR_PTCO(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PCOR_PTCO_SHIFT))&FGPIO_PCOR_PTCO_MASK)
bogdanm 73:1efda918f0ba 775 /* PTOR Bit Fields */
bogdanm 73:1efda918f0ba 776 #define FGPIO_PTOR_PTTO_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 777 #define FGPIO_PTOR_PTTO_SHIFT 0
bogdanm 73:1efda918f0ba 778 #define FGPIO_PTOR_PTTO(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PTOR_PTTO_SHIFT))&FGPIO_PTOR_PTTO_MASK)
bogdanm 73:1efda918f0ba 779 /* PDIR Bit Fields */
bogdanm 73:1efda918f0ba 780 #define FGPIO_PDIR_PDI_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 781 #define FGPIO_PDIR_PDI_SHIFT 0
bogdanm 73:1efda918f0ba 782 #define FGPIO_PDIR_PDI(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PDIR_PDI_SHIFT))&FGPIO_PDIR_PDI_MASK)
bogdanm 73:1efda918f0ba 783 /* PDDR Bit Fields */
bogdanm 73:1efda918f0ba 784 #define FGPIO_PDDR_PDD_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 785 #define FGPIO_PDDR_PDD_SHIFT 0
bogdanm 73:1efda918f0ba 786 #define FGPIO_PDDR_PDD(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PDDR_PDD_SHIFT))&FGPIO_PDDR_PDD_MASK)
bogdanm 73:1efda918f0ba 787
bogdanm 73:1efda918f0ba 788 /**
bogdanm 73:1efda918f0ba 789 * @}
bogdanm 73:1efda918f0ba 790 */ /* end of group FGPIO_Register_Masks */
bogdanm 73:1efda918f0ba 791
bogdanm 73:1efda918f0ba 792
bogdanm 73:1efda918f0ba 793 /* FGPIO - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 794 /** Peripheral FPTA base address */
bogdanm 73:1efda918f0ba 795 #define FPTA_BASE (0xF80FF000u)
bogdanm 73:1efda918f0ba 796 /** Peripheral FPTA base pointer */
bogdanm 73:1efda918f0ba 797 #define FPTA ((FGPIO_Type *)FPTA_BASE)
bogdanm 73:1efda918f0ba 798 /** Peripheral FPTB base address */
bogdanm 73:1efda918f0ba 799 #define FPTB_BASE (0xF80FF040u)
bogdanm 73:1efda918f0ba 800 /** Peripheral FPTB base pointer */
bogdanm 73:1efda918f0ba 801 #define FPTB ((FGPIO_Type *)FPTB_BASE)
bogdanm 73:1efda918f0ba 802 /** Peripheral FPTC base address */
bogdanm 73:1efda918f0ba 803 #define FPTC_BASE (0xF80FF080u)
bogdanm 73:1efda918f0ba 804 /** Peripheral FPTC base pointer */
bogdanm 73:1efda918f0ba 805 #define FPTC ((FGPIO_Type *)FPTC_BASE)
bogdanm 73:1efda918f0ba 806 /** Peripheral FPTD base address */
bogdanm 73:1efda918f0ba 807 #define FPTD_BASE (0xF80FF0C0u)
bogdanm 73:1efda918f0ba 808 /** Peripheral FPTD base pointer */
bogdanm 73:1efda918f0ba 809 #define FPTD ((FGPIO_Type *)FPTD_BASE)
bogdanm 73:1efda918f0ba 810 /** Peripheral FPTE base address */
bogdanm 73:1efda918f0ba 811 #define FPTE_BASE (0xF80FF100u)
bogdanm 73:1efda918f0ba 812 /** Peripheral FPTE base pointer */
bogdanm 73:1efda918f0ba 813 #define FPTE ((FGPIO_Type *)FPTE_BASE)
bogdanm 73:1efda918f0ba 814 /** Array initializer of FGPIO peripheral base pointers */
bogdanm 73:1efda918f0ba 815 #define FGPIO_BASES { FPTA, FPTB, FPTC, FPTD, FPTE }
bogdanm 73:1efda918f0ba 816
bogdanm 73:1efda918f0ba 817 /**
bogdanm 73:1efda918f0ba 818 * @}
bogdanm 73:1efda918f0ba 819 */ /* end of group FGPIO_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 820
bogdanm 73:1efda918f0ba 821
bogdanm 73:1efda918f0ba 822 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 823 -- FTFA Peripheral Access Layer
bogdanm 73:1efda918f0ba 824 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 825
bogdanm 73:1efda918f0ba 826 /**
bogdanm 73:1efda918f0ba 827 * @addtogroup FTFA_Peripheral_Access_Layer FTFA Peripheral Access Layer
bogdanm 73:1efda918f0ba 828 * @{
bogdanm 73:1efda918f0ba 829 */
bogdanm 73:1efda918f0ba 830
bogdanm 73:1efda918f0ba 831 /** FTFA - Register Layout Typedef */
bogdanm 73:1efda918f0ba 832 typedef struct {
bogdanm 73:1efda918f0ba 833 __IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 834 __IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
bogdanm 73:1efda918f0ba 835 __I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
bogdanm 73:1efda918f0ba 836 __I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
bogdanm 73:1efda918f0ba 837 __IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
bogdanm 73:1efda918f0ba 838 __IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
bogdanm 73:1efda918f0ba 839 __IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
bogdanm 73:1efda918f0ba 840 __IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
bogdanm 73:1efda918f0ba 841 __IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
bogdanm 73:1efda918f0ba 842 __IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
bogdanm 73:1efda918f0ba 843 __IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
bogdanm 73:1efda918f0ba 844 __IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
bogdanm 73:1efda918f0ba 845 __IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
bogdanm 73:1efda918f0ba 846 __IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
bogdanm 73:1efda918f0ba 847 __IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
bogdanm 73:1efda918f0ba 848 __IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
bogdanm 73:1efda918f0ba 849 __IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
bogdanm 73:1efda918f0ba 850 __IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
bogdanm 73:1efda918f0ba 851 __IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
bogdanm 73:1efda918f0ba 852 __IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
bogdanm 73:1efda918f0ba 853 } FTFA_Type;
bogdanm 73:1efda918f0ba 854
bogdanm 73:1efda918f0ba 855 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 856 -- FTFA Register Masks
bogdanm 73:1efda918f0ba 857 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 858
bogdanm 73:1efda918f0ba 859 /**
bogdanm 73:1efda918f0ba 860 * @addtogroup FTFA_Register_Masks FTFA Register Masks
bogdanm 73:1efda918f0ba 861 * @{
bogdanm 73:1efda918f0ba 862 */
bogdanm 73:1efda918f0ba 863
bogdanm 73:1efda918f0ba 864 /* FSTAT Bit Fields */
bogdanm 73:1efda918f0ba 865 #define FTFA_FSTAT_MGSTAT0_MASK 0x1u
bogdanm 73:1efda918f0ba 866 #define FTFA_FSTAT_MGSTAT0_SHIFT 0
bogdanm 73:1efda918f0ba 867 #define FTFA_FSTAT_FPVIOL_MASK 0x10u
bogdanm 73:1efda918f0ba 868 #define FTFA_FSTAT_FPVIOL_SHIFT 4
bogdanm 73:1efda918f0ba 869 #define FTFA_FSTAT_ACCERR_MASK 0x20u
bogdanm 73:1efda918f0ba 870 #define FTFA_FSTAT_ACCERR_SHIFT 5
bogdanm 73:1efda918f0ba 871 #define FTFA_FSTAT_RDCOLERR_MASK 0x40u
bogdanm 73:1efda918f0ba 872 #define FTFA_FSTAT_RDCOLERR_SHIFT 6
bogdanm 73:1efda918f0ba 873 #define FTFA_FSTAT_CCIF_MASK 0x80u
bogdanm 73:1efda918f0ba 874 #define FTFA_FSTAT_CCIF_SHIFT 7
bogdanm 73:1efda918f0ba 875 /* FCNFG Bit Fields */
bogdanm 73:1efda918f0ba 876 #define FTFA_FCNFG_ERSSUSP_MASK 0x10u
bogdanm 73:1efda918f0ba 877 #define FTFA_FCNFG_ERSSUSP_SHIFT 4
bogdanm 73:1efda918f0ba 878 #define FTFA_FCNFG_ERSAREQ_MASK 0x20u
bogdanm 73:1efda918f0ba 879 #define FTFA_FCNFG_ERSAREQ_SHIFT 5
bogdanm 73:1efda918f0ba 880 #define FTFA_FCNFG_RDCOLLIE_MASK 0x40u
bogdanm 73:1efda918f0ba 881 #define FTFA_FCNFG_RDCOLLIE_SHIFT 6
bogdanm 73:1efda918f0ba 882 #define FTFA_FCNFG_CCIE_MASK 0x80u
bogdanm 73:1efda918f0ba 883 #define FTFA_FCNFG_CCIE_SHIFT 7
bogdanm 73:1efda918f0ba 884 /* FSEC Bit Fields */
bogdanm 73:1efda918f0ba 885 #define FTFA_FSEC_SEC_MASK 0x3u
bogdanm 73:1efda918f0ba 886 #define FTFA_FSEC_SEC_SHIFT 0
bogdanm 73:1efda918f0ba 887 #define FTFA_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FSEC_SEC_SHIFT))&FTFA_FSEC_SEC_MASK)
bogdanm 73:1efda918f0ba 888 #define FTFA_FSEC_FSLACC_MASK 0xCu
bogdanm 73:1efda918f0ba 889 #define FTFA_FSEC_FSLACC_SHIFT 2
bogdanm 73:1efda918f0ba 890 #define FTFA_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FSEC_FSLACC_SHIFT))&FTFA_FSEC_FSLACC_MASK)
bogdanm 73:1efda918f0ba 891 #define FTFA_FSEC_MEEN_MASK 0x30u
bogdanm 73:1efda918f0ba 892 #define FTFA_FSEC_MEEN_SHIFT 4
bogdanm 73:1efda918f0ba 893 #define FTFA_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FSEC_MEEN_SHIFT))&FTFA_FSEC_MEEN_MASK)
bogdanm 73:1efda918f0ba 894 #define FTFA_FSEC_KEYEN_MASK 0xC0u
bogdanm 73:1efda918f0ba 895 #define FTFA_FSEC_KEYEN_SHIFT 6
bogdanm 73:1efda918f0ba 896 #define FTFA_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FSEC_KEYEN_SHIFT))&FTFA_FSEC_KEYEN_MASK)
bogdanm 73:1efda918f0ba 897 /* FOPT Bit Fields */
bogdanm 73:1efda918f0ba 898 #define FTFA_FOPT_OPT_MASK 0xFFu
bogdanm 73:1efda918f0ba 899 #define FTFA_FOPT_OPT_SHIFT 0
bogdanm 73:1efda918f0ba 900 #define FTFA_FOPT_OPT(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FOPT_OPT_SHIFT))&FTFA_FOPT_OPT_MASK)
bogdanm 73:1efda918f0ba 901 /* FCCOB3 Bit Fields */
bogdanm 73:1efda918f0ba 902 #define FTFA_FCCOB3_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 903 #define FTFA_FCCOB3_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 904 #define FTFA_FCCOB3_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB3_CCOBn_SHIFT))&FTFA_FCCOB3_CCOBn_MASK)
bogdanm 73:1efda918f0ba 905 /* FCCOB2 Bit Fields */
bogdanm 73:1efda918f0ba 906 #define FTFA_FCCOB2_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 907 #define FTFA_FCCOB2_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 908 #define FTFA_FCCOB2_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB2_CCOBn_SHIFT))&FTFA_FCCOB2_CCOBn_MASK)
bogdanm 73:1efda918f0ba 909 /* FCCOB1 Bit Fields */
bogdanm 73:1efda918f0ba 910 #define FTFA_FCCOB1_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 911 #define FTFA_FCCOB1_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 912 #define FTFA_FCCOB1_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB1_CCOBn_SHIFT))&FTFA_FCCOB1_CCOBn_MASK)
bogdanm 73:1efda918f0ba 913 /* FCCOB0 Bit Fields */
bogdanm 73:1efda918f0ba 914 #define FTFA_FCCOB0_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 915 #define FTFA_FCCOB0_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 916 #define FTFA_FCCOB0_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB0_CCOBn_SHIFT))&FTFA_FCCOB0_CCOBn_MASK)
bogdanm 73:1efda918f0ba 917 /* FCCOB7 Bit Fields */
bogdanm 73:1efda918f0ba 918 #define FTFA_FCCOB7_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 919 #define FTFA_FCCOB7_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 920 #define FTFA_FCCOB7_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB7_CCOBn_SHIFT))&FTFA_FCCOB7_CCOBn_MASK)
bogdanm 73:1efda918f0ba 921 /* FCCOB6 Bit Fields */
bogdanm 73:1efda918f0ba 922 #define FTFA_FCCOB6_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 923 #define FTFA_FCCOB6_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 924 #define FTFA_FCCOB6_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB6_CCOBn_SHIFT))&FTFA_FCCOB6_CCOBn_MASK)
bogdanm 73:1efda918f0ba 925 /* FCCOB5 Bit Fields */
bogdanm 73:1efda918f0ba 926 #define FTFA_FCCOB5_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 927 #define FTFA_FCCOB5_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 928 #define FTFA_FCCOB5_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB5_CCOBn_SHIFT))&FTFA_FCCOB5_CCOBn_MASK)
bogdanm 73:1efda918f0ba 929 /* FCCOB4 Bit Fields */
bogdanm 73:1efda918f0ba 930 #define FTFA_FCCOB4_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 931 #define FTFA_FCCOB4_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 932 #define FTFA_FCCOB4_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB4_CCOBn_SHIFT))&FTFA_FCCOB4_CCOBn_MASK)
bogdanm 73:1efda918f0ba 933 /* FCCOBB Bit Fields */
bogdanm 73:1efda918f0ba 934 #define FTFA_FCCOBB_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 935 #define FTFA_FCCOBB_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 936 #define FTFA_FCCOBB_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOBB_CCOBn_SHIFT))&FTFA_FCCOBB_CCOBn_MASK)
bogdanm 73:1efda918f0ba 937 /* FCCOBA Bit Fields */
bogdanm 73:1efda918f0ba 938 #define FTFA_FCCOBA_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 939 #define FTFA_FCCOBA_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 940 #define FTFA_FCCOBA_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOBA_CCOBn_SHIFT))&FTFA_FCCOBA_CCOBn_MASK)
bogdanm 73:1efda918f0ba 941 /* FCCOB9 Bit Fields */
bogdanm 73:1efda918f0ba 942 #define FTFA_FCCOB9_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 943 #define FTFA_FCCOB9_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 944 #define FTFA_FCCOB9_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB9_CCOBn_SHIFT))&FTFA_FCCOB9_CCOBn_MASK)
bogdanm 73:1efda918f0ba 945 /* FCCOB8 Bit Fields */
bogdanm 73:1efda918f0ba 946 #define FTFA_FCCOB8_CCOBn_MASK 0xFFu
bogdanm 73:1efda918f0ba 947 #define FTFA_FCCOB8_CCOBn_SHIFT 0
bogdanm 73:1efda918f0ba 948 #define FTFA_FCCOB8_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB8_CCOBn_SHIFT))&FTFA_FCCOB8_CCOBn_MASK)
bogdanm 73:1efda918f0ba 949 /* FPROT3 Bit Fields */
bogdanm 73:1efda918f0ba 950 #define FTFA_FPROT3_PROT_MASK 0xFFu
bogdanm 73:1efda918f0ba 951 #define FTFA_FPROT3_PROT_SHIFT 0
bogdanm 73:1efda918f0ba 952 #define FTFA_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FPROT3_PROT_SHIFT))&FTFA_FPROT3_PROT_MASK)
bogdanm 73:1efda918f0ba 953 /* FPROT2 Bit Fields */
bogdanm 73:1efda918f0ba 954 #define FTFA_FPROT2_PROT_MASK 0xFFu
bogdanm 73:1efda918f0ba 955 #define FTFA_FPROT2_PROT_SHIFT 0
bogdanm 73:1efda918f0ba 956 #define FTFA_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FPROT2_PROT_SHIFT))&FTFA_FPROT2_PROT_MASK)
bogdanm 73:1efda918f0ba 957 /* FPROT1 Bit Fields */
bogdanm 73:1efda918f0ba 958 #define FTFA_FPROT1_PROT_MASK 0xFFu
bogdanm 73:1efda918f0ba 959 #define FTFA_FPROT1_PROT_SHIFT 0
bogdanm 73:1efda918f0ba 960 #define FTFA_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FPROT1_PROT_SHIFT))&FTFA_FPROT1_PROT_MASK)
bogdanm 73:1efda918f0ba 961 /* FPROT0 Bit Fields */
bogdanm 73:1efda918f0ba 962 #define FTFA_FPROT0_PROT_MASK 0xFFu
bogdanm 73:1efda918f0ba 963 #define FTFA_FPROT0_PROT_SHIFT 0
bogdanm 73:1efda918f0ba 964 #define FTFA_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FPROT0_PROT_SHIFT))&FTFA_FPROT0_PROT_MASK)
bogdanm 73:1efda918f0ba 965
bogdanm 73:1efda918f0ba 966 /**
bogdanm 73:1efda918f0ba 967 * @}
bogdanm 73:1efda918f0ba 968 */ /* end of group FTFA_Register_Masks */
bogdanm 73:1efda918f0ba 969
bogdanm 73:1efda918f0ba 970
bogdanm 73:1efda918f0ba 971 /* FTFA - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 972 /** Peripheral FTFA base address */
bogdanm 73:1efda918f0ba 973 #define FTFA_BASE (0x40020000u)
bogdanm 73:1efda918f0ba 974 /** Peripheral FTFA base pointer */
bogdanm 73:1efda918f0ba 975 #define FTFA ((FTFA_Type *)FTFA_BASE)
bogdanm 73:1efda918f0ba 976 /** Array initializer of FTFA peripheral base pointers */
bogdanm 73:1efda918f0ba 977 #define FTFA_BASES { FTFA }
bogdanm 73:1efda918f0ba 978
bogdanm 73:1efda918f0ba 979 /**
bogdanm 73:1efda918f0ba 980 * @}
bogdanm 73:1efda918f0ba 981 */ /* end of group FTFA_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 982
bogdanm 73:1efda918f0ba 983
bogdanm 73:1efda918f0ba 984 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 985 -- GPIO Peripheral Access Layer
bogdanm 73:1efda918f0ba 986 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 987
bogdanm 73:1efda918f0ba 988 /**
bogdanm 73:1efda918f0ba 989 * @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer
bogdanm 73:1efda918f0ba 990 * @{
bogdanm 73:1efda918f0ba 991 */
bogdanm 73:1efda918f0ba 992
bogdanm 73:1efda918f0ba 993 /** GPIO - Register Layout Typedef */
bogdanm 73:1efda918f0ba 994 typedef struct {
bogdanm 73:1efda918f0ba 995 __IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 996 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
bogdanm 73:1efda918f0ba 997 __O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
bogdanm 73:1efda918f0ba 998 __O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
bogdanm 73:1efda918f0ba 999 __I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
bogdanm 73:1efda918f0ba 1000 __IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
bogdanm 73:1efda918f0ba 1001 } GPIO_Type;
bogdanm 73:1efda918f0ba 1002
bogdanm 73:1efda918f0ba 1003 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 1004 -- GPIO Register Masks
bogdanm 73:1efda918f0ba 1005 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 1006
bogdanm 73:1efda918f0ba 1007 /**
bogdanm 73:1efda918f0ba 1008 * @addtogroup GPIO_Register_Masks GPIO Register Masks
bogdanm 73:1efda918f0ba 1009 * @{
bogdanm 73:1efda918f0ba 1010 */
bogdanm 73:1efda918f0ba 1011
bogdanm 73:1efda918f0ba 1012 /* PDOR Bit Fields */
bogdanm 73:1efda918f0ba 1013 #define GPIO_PDOR_PDO_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 1014 #define GPIO_PDOR_PDO_SHIFT 0
bogdanm 73:1efda918f0ba 1015 #define GPIO_PDOR_PDO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDOR_PDO_SHIFT))&GPIO_PDOR_PDO_MASK)
bogdanm 73:1efda918f0ba 1016 /* PSOR Bit Fields */
bogdanm 73:1efda918f0ba 1017 #define GPIO_PSOR_PTSO_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 1018 #define GPIO_PSOR_PTSO_SHIFT 0
bogdanm 73:1efda918f0ba 1019 #define GPIO_PSOR_PTSO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PSOR_PTSO_SHIFT))&GPIO_PSOR_PTSO_MASK)
bogdanm 73:1efda918f0ba 1020 /* PCOR Bit Fields */
bogdanm 73:1efda918f0ba 1021 #define GPIO_PCOR_PTCO_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 1022 #define GPIO_PCOR_PTCO_SHIFT 0
bogdanm 73:1efda918f0ba 1023 #define GPIO_PCOR_PTCO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PCOR_PTCO_SHIFT))&GPIO_PCOR_PTCO_MASK)
bogdanm 73:1efda918f0ba 1024 /* PTOR Bit Fields */
bogdanm 73:1efda918f0ba 1025 #define GPIO_PTOR_PTTO_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 1026 #define GPIO_PTOR_PTTO_SHIFT 0
bogdanm 73:1efda918f0ba 1027 #define GPIO_PTOR_PTTO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PTOR_PTTO_SHIFT))&GPIO_PTOR_PTTO_MASK)
bogdanm 73:1efda918f0ba 1028 /* PDIR Bit Fields */
bogdanm 73:1efda918f0ba 1029 #define GPIO_PDIR_PDI_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 1030 #define GPIO_PDIR_PDI_SHIFT 0
bogdanm 73:1efda918f0ba 1031 #define GPIO_PDIR_PDI(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDIR_PDI_SHIFT))&GPIO_PDIR_PDI_MASK)
bogdanm 73:1efda918f0ba 1032 /* PDDR Bit Fields */
bogdanm 73:1efda918f0ba 1033 #define GPIO_PDDR_PDD_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 1034 #define GPIO_PDDR_PDD_SHIFT 0
bogdanm 73:1efda918f0ba 1035 #define GPIO_PDDR_PDD(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDDR_PDD_SHIFT))&GPIO_PDDR_PDD_MASK)
bogdanm 73:1efda918f0ba 1036
bogdanm 73:1efda918f0ba 1037 /**
bogdanm 73:1efda918f0ba 1038 * @}
bogdanm 73:1efda918f0ba 1039 */ /* end of group GPIO_Register_Masks */
bogdanm 73:1efda918f0ba 1040
bogdanm 73:1efda918f0ba 1041
bogdanm 73:1efda918f0ba 1042 /* GPIO - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 1043 /** Peripheral PTA base address */
bogdanm 73:1efda918f0ba 1044 #define PTA_BASE (0x400FF000u)
bogdanm 73:1efda918f0ba 1045 /** Peripheral PTA base pointer */
bogdanm 73:1efda918f0ba 1046 #define PTA ((GPIO_Type *)PTA_BASE)
bogdanm 73:1efda918f0ba 1047 /** Peripheral PTB base address */
bogdanm 73:1efda918f0ba 1048 #define PTB_BASE (0x400FF040u)
bogdanm 73:1efda918f0ba 1049 /** Peripheral PTB base pointer */
bogdanm 73:1efda918f0ba 1050 #define PTB ((GPIO_Type *)PTB_BASE)
bogdanm 73:1efda918f0ba 1051 /** Peripheral PTC base address */
bogdanm 73:1efda918f0ba 1052 #define PTC_BASE (0x400FF080u)
bogdanm 73:1efda918f0ba 1053 /** Peripheral PTC base pointer */
bogdanm 73:1efda918f0ba 1054 #define PTC ((GPIO_Type *)PTC_BASE)
bogdanm 73:1efda918f0ba 1055 /** Peripheral PTD base address */
bogdanm 73:1efda918f0ba 1056 #define PTD_BASE (0x400FF0C0u)
bogdanm 73:1efda918f0ba 1057 /** Peripheral PTD base pointer */
bogdanm 73:1efda918f0ba 1058 #define PTD ((GPIO_Type *)PTD_BASE)
bogdanm 73:1efda918f0ba 1059 /** Peripheral PTE base address */
bogdanm 73:1efda918f0ba 1060 #define PTE_BASE (0x400FF100u)
bogdanm 73:1efda918f0ba 1061 /** Peripheral PTE base pointer */
bogdanm 73:1efda918f0ba 1062 #define PTE ((GPIO_Type *)PTE_BASE)
bogdanm 73:1efda918f0ba 1063 /** Array initializer of GPIO peripheral base pointers */
bogdanm 73:1efda918f0ba 1064 #define GPIO_BASES { PTA, PTB, PTC, PTD, PTE }
bogdanm 73:1efda918f0ba 1065
bogdanm 73:1efda918f0ba 1066 /**
bogdanm 73:1efda918f0ba 1067 * @}
bogdanm 73:1efda918f0ba 1068 */ /* end of group GPIO_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 1069
bogdanm 73:1efda918f0ba 1070
bogdanm 73:1efda918f0ba 1071 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 1072 -- I2C Peripheral Access Layer
bogdanm 73:1efda918f0ba 1073 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 1074
bogdanm 73:1efda918f0ba 1075 /**
bogdanm 73:1efda918f0ba 1076 * @addtogroup I2C_Peripheral_Access_Layer I2C Peripheral Access Layer
bogdanm 73:1efda918f0ba 1077 * @{
bogdanm 73:1efda918f0ba 1078 */
bogdanm 73:1efda918f0ba 1079
bogdanm 73:1efda918f0ba 1080 /** I2C - Register Layout Typedef */
bogdanm 73:1efda918f0ba 1081 typedef struct {
bogdanm 73:1efda918f0ba 1082 __IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
bogdanm 73:1efda918f0ba 1083 __IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
bogdanm 73:1efda918f0ba 1084 __IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
bogdanm 73:1efda918f0ba 1085 __IO uint8_t S; /**< I2C Status register, offset: 0x3 */
bogdanm 73:1efda918f0ba 1086 __IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
bogdanm 73:1efda918f0ba 1087 __IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
bogdanm 73:1efda918f0ba 1088 __IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter register, offset: 0x6 */
bogdanm 73:1efda918f0ba 1089 __IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
bogdanm 73:1efda918f0ba 1090 __IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
bogdanm 73:1efda918f0ba 1091 __IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
bogdanm 73:1efda918f0ba 1092 __IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
bogdanm 73:1efda918f0ba 1093 __IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
bogdanm 73:1efda918f0ba 1094 } I2C_Type;
bogdanm 73:1efda918f0ba 1095
bogdanm 73:1efda918f0ba 1096 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 1097 -- I2C Register Masks
bogdanm 73:1efda918f0ba 1098 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 1099
bogdanm 73:1efda918f0ba 1100 /**
bogdanm 73:1efda918f0ba 1101 * @addtogroup I2C_Register_Masks I2C Register Masks
bogdanm 73:1efda918f0ba 1102 * @{
bogdanm 73:1efda918f0ba 1103 */
bogdanm 73:1efda918f0ba 1104
bogdanm 73:1efda918f0ba 1105 /* A1 Bit Fields */
bogdanm 73:1efda918f0ba 1106 #define I2C_A1_AD_MASK 0xFEu
bogdanm 73:1efda918f0ba 1107 #define I2C_A1_AD_SHIFT 1
bogdanm 73:1efda918f0ba 1108 #define I2C_A1_AD(x) (((uint8_t)(((uint8_t)(x))<<I2C_A1_AD_SHIFT))&I2C_A1_AD_MASK)
bogdanm 73:1efda918f0ba 1109 /* F Bit Fields */
bogdanm 73:1efda918f0ba 1110 #define I2C_F_ICR_MASK 0x3Fu
bogdanm 73:1efda918f0ba 1111 #define I2C_F_ICR_SHIFT 0
bogdanm 73:1efda918f0ba 1112 #define I2C_F_ICR(x) (((uint8_t)(((uint8_t)(x))<<I2C_F_ICR_SHIFT))&I2C_F_ICR_MASK)
bogdanm 73:1efda918f0ba 1113 #define I2C_F_MULT_MASK 0xC0u
bogdanm 73:1efda918f0ba 1114 #define I2C_F_MULT_SHIFT 6
bogdanm 73:1efda918f0ba 1115 #define I2C_F_MULT(x) (((uint8_t)(((uint8_t)(x))<<I2C_F_MULT_SHIFT))&I2C_F_MULT_MASK)
bogdanm 73:1efda918f0ba 1116 /* C1 Bit Fields */
bogdanm 73:1efda918f0ba 1117 #define I2C_C1_DMAEN_MASK 0x1u
bogdanm 73:1efda918f0ba 1118 #define I2C_C1_DMAEN_SHIFT 0
bogdanm 73:1efda918f0ba 1119 #define I2C_C1_WUEN_MASK 0x2u
bogdanm 73:1efda918f0ba 1120 #define I2C_C1_WUEN_SHIFT 1
bogdanm 73:1efda918f0ba 1121 #define I2C_C1_RSTA_MASK 0x4u
bogdanm 73:1efda918f0ba 1122 #define I2C_C1_RSTA_SHIFT 2
bogdanm 73:1efda918f0ba 1123 #define I2C_C1_TXAK_MASK 0x8u
bogdanm 73:1efda918f0ba 1124 #define I2C_C1_TXAK_SHIFT 3
bogdanm 73:1efda918f0ba 1125 #define I2C_C1_TX_MASK 0x10u
bogdanm 73:1efda918f0ba 1126 #define I2C_C1_TX_SHIFT 4
bogdanm 73:1efda918f0ba 1127 #define I2C_C1_MST_MASK 0x20u
bogdanm 73:1efda918f0ba 1128 #define I2C_C1_MST_SHIFT 5
bogdanm 73:1efda918f0ba 1129 #define I2C_C1_IICIE_MASK 0x40u
bogdanm 73:1efda918f0ba 1130 #define I2C_C1_IICIE_SHIFT 6
bogdanm 73:1efda918f0ba 1131 #define I2C_C1_IICEN_MASK 0x80u
bogdanm 73:1efda918f0ba 1132 #define I2C_C1_IICEN_SHIFT 7
bogdanm 73:1efda918f0ba 1133 /* S Bit Fields */
bogdanm 73:1efda918f0ba 1134 #define I2C_S_RXAK_MASK 0x1u
bogdanm 73:1efda918f0ba 1135 #define I2C_S_RXAK_SHIFT 0
bogdanm 73:1efda918f0ba 1136 #define I2C_S_IICIF_MASK 0x2u
bogdanm 73:1efda918f0ba 1137 #define I2C_S_IICIF_SHIFT 1
bogdanm 73:1efda918f0ba 1138 #define I2C_S_SRW_MASK 0x4u
bogdanm 73:1efda918f0ba 1139 #define I2C_S_SRW_SHIFT 2
bogdanm 73:1efda918f0ba 1140 #define I2C_S_RAM_MASK 0x8u
bogdanm 73:1efda918f0ba 1141 #define I2C_S_RAM_SHIFT 3
bogdanm 73:1efda918f0ba 1142 #define I2C_S_ARBL_MASK 0x10u
bogdanm 73:1efda918f0ba 1143 #define I2C_S_ARBL_SHIFT 4
bogdanm 73:1efda918f0ba 1144 #define I2C_S_BUSY_MASK 0x20u
bogdanm 73:1efda918f0ba 1145 #define I2C_S_BUSY_SHIFT 5
bogdanm 73:1efda918f0ba 1146 #define I2C_S_IAAS_MASK 0x40u
bogdanm 73:1efda918f0ba 1147 #define I2C_S_IAAS_SHIFT 6
bogdanm 73:1efda918f0ba 1148 #define I2C_S_TCF_MASK 0x80u
bogdanm 73:1efda918f0ba 1149 #define I2C_S_TCF_SHIFT 7
bogdanm 73:1efda918f0ba 1150 /* D Bit Fields */
bogdanm 73:1efda918f0ba 1151 #define I2C_D_DATA_MASK 0xFFu
bogdanm 73:1efda918f0ba 1152 #define I2C_D_DATA_SHIFT 0
bogdanm 73:1efda918f0ba 1153 #define I2C_D_DATA(x) (((uint8_t)(((uint8_t)(x))<<I2C_D_DATA_SHIFT))&I2C_D_DATA_MASK)
bogdanm 73:1efda918f0ba 1154 /* C2 Bit Fields */
bogdanm 73:1efda918f0ba 1155 #define I2C_C2_AD_MASK 0x7u
bogdanm 73:1efda918f0ba 1156 #define I2C_C2_AD_SHIFT 0
bogdanm 73:1efda918f0ba 1157 #define I2C_C2_AD(x) (((uint8_t)(((uint8_t)(x))<<I2C_C2_AD_SHIFT))&I2C_C2_AD_MASK)
bogdanm 73:1efda918f0ba 1158 #define I2C_C2_RMEN_MASK 0x8u
bogdanm 73:1efda918f0ba 1159 #define I2C_C2_RMEN_SHIFT 3
bogdanm 73:1efda918f0ba 1160 #define I2C_C2_SBRC_MASK 0x10u
bogdanm 73:1efda918f0ba 1161 #define I2C_C2_SBRC_SHIFT 4
bogdanm 73:1efda918f0ba 1162 #define I2C_C2_HDRS_MASK 0x20u
bogdanm 73:1efda918f0ba 1163 #define I2C_C2_HDRS_SHIFT 5
bogdanm 73:1efda918f0ba 1164 #define I2C_C2_ADEXT_MASK 0x40u
bogdanm 73:1efda918f0ba 1165 #define I2C_C2_ADEXT_SHIFT 6
bogdanm 73:1efda918f0ba 1166 #define I2C_C2_GCAEN_MASK 0x80u
bogdanm 73:1efda918f0ba 1167 #define I2C_C2_GCAEN_SHIFT 7
bogdanm 73:1efda918f0ba 1168 /* FLT Bit Fields */
bogdanm 73:1efda918f0ba 1169 #define I2C_FLT_FLT_MASK 0x1Fu
bogdanm 73:1efda918f0ba 1170 #define I2C_FLT_FLT_SHIFT 0
bogdanm 73:1efda918f0ba 1171 #define I2C_FLT_FLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_FLT_FLT_SHIFT))&I2C_FLT_FLT_MASK)
bogdanm 73:1efda918f0ba 1172 #define I2C_FLT_STOPIE_MASK 0x20u
bogdanm 73:1efda918f0ba 1173 #define I2C_FLT_STOPIE_SHIFT 5
bogdanm 73:1efda918f0ba 1174 #define I2C_FLT_STOPF_MASK 0x40u
bogdanm 73:1efda918f0ba 1175 #define I2C_FLT_STOPF_SHIFT 6
bogdanm 73:1efda918f0ba 1176 #define I2C_FLT_SHEN_MASK 0x80u
bogdanm 73:1efda918f0ba 1177 #define I2C_FLT_SHEN_SHIFT 7
bogdanm 73:1efda918f0ba 1178 /* RA Bit Fields */
bogdanm 73:1efda918f0ba 1179 #define I2C_RA_RAD_MASK 0xFEu
bogdanm 73:1efda918f0ba 1180 #define I2C_RA_RAD_SHIFT 1
bogdanm 73:1efda918f0ba 1181 #define I2C_RA_RAD(x) (((uint8_t)(((uint8_t)(x))<<I2C_RA_RAD_SHIFT))&I2C_RA_RAD_MASK)
bogdanm 73:1efda918f0ba 1182 /* SMB Bit Fields */
bogdanm 73:1efda918f0ba 1183 #define I2C_SMB_SHTF2IE_MASK 0x1u
bogdanm 73:1efda918f0ba 1184 #define I2C_SMB_SHTF2IE_SHIFT 0
bogdanm 73:1efda918f0ba 1185 #define I2C_SMB_SHTF2_MASK 0x2u
bogdanm 73:1efda918f0ba 1186 #define I2C_SMB_SHTF2_SHIFT 1
bogdanm 73:1efda918f0ba 1187 #define I2C_SMB_SHTF1_MASK 0x4u
bogdanm 73:1efda918f0ba 1188 #define I2C_SMB_SHTF1_SHIFT 2
bogdanm 73:1efda918f0ba 1189 #define I2C_SMB_SLTF_MASK 0x8u
bogdanm 73:1efda918f0ba 1190 #define I2C_SMB_SLTF_SHIFT 3
bogdanm 73:1efda918f0ba 1191 #define I2C_SMB_TCKSEL_MASK 0x10u
bogdanm 73:1efda918f0ba 1192 #define I2C_SMB_TCKSEL_SHIFT 4
bogdanm 73:1efda918f0ba 1193 #define I2C_SMB_SIICAEN_MASK 0x20u
bogdanm 73:1efda918f0ba 1194 #define I2C_SMB_SIICAEN_SHIFT 5
bogdanm 73:1efda918f0ba 1195 #define I2C_SMB_ALERTEN_MASK 0x40u
bogdanm 73:1efda918f0ba 1196 #define I2C_SMB_ALERTEN_SHIFT 6
bogdanm 73:1efda918f0ba 1197 #define I2C_SMB_FACK_MASK 0x80u
bogdanm 73:1efda918f0ba 1198 #define I2C_SMB_FACK_SHIFT 7
bogdanm 73:1efda918f0ba 1199 /* A2 Bit Fields */
bogdanm 73:1efda918f0ba 1200 #define I2C_A2_SAD_MASK 0xFEu
bogdanm 73:1efda918f0ba 1201 #define I2C_A2_SAD_SHIFT 1
bogdanm 73:1efda918f0ba 1202 #define I2C_A2_SAD(x) (((uint8_t)(((uint8_t)(x))<<I2C_A2_SAD_SHIFT))&I2C_A2_SAD_MASK)
bogdanm 73:1efda918f0ba 1203 /* SLTH Bit Fields */
bogdanm 73:1efda918f0ba 1204 #define I2C_SLTH_SSLT_MASK 0xFFu
bogdanm 73:1efda918f0ba 1205 #define I2C_SLTH_SSLT_SHIFT 0
bogdanm 73:1efda918f0ba 1206 #define I2C_SLTH_SSLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_SLTH_SSLT_SHIFT))&I2C_SLTH_SSLT_MASK)
bogdanm 73:1efda918f0ba 1207 /* SLTL Bit Fields */
bogdanm 73:1efda918f0ba 1208 #define I2C_SLTL_SSLT_MASK 0xFFu
bogdanm 73:1efda918f0ba 1209 #define I2C_SLTL_SSLT_SHIFT 0
bogdanm 73:1efda918f0ba 1210 #define I2C_SLTL_SSLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_SLTL_SSLT_SHIFT))&I2C_SLTL_SSLT_MASK)
bogdanm 73:1efda918f0ba 1211
bogdanm 73:1efda918f0ba 1212 /**
bogdanm 73:1efda918f0ba 1213 * @}
bogdanm 73:1efda918f0ba 1214 */ /* end of group I2C_Register_Masks */
bogdanm 73:1efda918f0ba 1215
bogdanm 73:1efda918f0ba 1216
bogdanm 73:1efda918f0ba 1217 /* I2C - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 1218 /** Peripheral I2C0 base address */
bogdanm 73:1efda918f0ba 1219 #define I2C0_BASE (0x40066000u)
bogdanm 73:1efda918f0ba 1220 /** Peripheral I2C0 base pointer */
bogdanm 73:1efda918f0ba 1221 #define I2C0 ((I2C_Type *)I2C0_BASE)
bogdanm 73:1efda918f0ba 1222 /** Peripheral I2C1 base address */
bogdanm 73:1efda918f0ba 1223 #define I2C1_BASE (0x40067000u)
bogdanm 73:1efda918f0ba 1224 /** Peripheral I2C1 base pointer */
bogdanm 73:1efda918f0ba 1225 #define I2C1 ((I2C_Type *)I2C1_BASE)
bogdanm 73:1efda918f0ba 1226 /** Array initializer of I2C peripheral base pointers */
bogdanm 73:1efda918f0ba 1227 #define I2C_BASES { I2C0, I2C1 }
bogdanm 73:1efda918f0ba 1228
bogdanm 73:1efda918f0ba 1229 /**
bogdanm 73:1efda918f0ba 1230 * @}
bogdanm 73:1efda918f0ba 1231 */ /* end of group I2C_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 1232
bogdanm 73:1efda918f0ba 1233
bogdanm 73:1efda918f0ba 1234 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 1235 -- I2S Peripheral Access Layer
bogdanm 73:1efda918f0ba 1236 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 1237
bogdanm 73:1efda918f0ba 1238 /**
bogdanm 73:1efda918f0ba 1239 * @addtogroup I2S_Peripheral_Access_Layer I2S Peripheral Access Layer
bogdanm 73:1efda918f0ba 1240 * @{
bogdanm 73:1efda918f0ba 1241 */
bogdanm 73:1efda918f0ba 1242
bogdanm 73:1efda918f0ba 1243 /** I2S - Register Layout Typedef */
bogdanm 73:1efda918f0ba 1244 typedef struct {
bogdanm 73:1efda918f0ba 1245 __IO uint32_t TCSR; /**< SAI Transmit Control Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 1246 uint8_t RESERVED_0[4];
bogdanm 73:1efda918f0ba 1247 __IO uint32_t TCR2; /**< SAI Transmit Configuration 2 Register, offset: 0x8 */
bogdanm 73:1efda918f0ba 1248 __IO uint32_t TCR3; /**< SAI Transmit Configuration 3 Register, offset: 0xC */
bogdanm 73:1efda918f0ba 1249 __IO uint32_t TCR4; /**< SAI Transmit Configuration 4 Register, offset: 0x10 */
bogdanm 73:1efda918f0ba 1250 __IO uint32_t TCR5; /**< SAI Transmit Configuration 5 Register, offset: 0x14 */
bogdanm 73:1efda918f0ba 1251 uint8_t RESERVED_1[8];
bogdanm 73:1efda918f0ba 1252 __O uint32_t TDR[1]; /**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */
bogdanm 73:1efda918f0ba 1253 uint8_t RESERVED_2[60];
bogdanm 73:1efda918f0ba 1254 __IO uint32_t TMR; /**< SAI Transmit Mask Register, offset: 0x60 */
bogdanm 73:1efda918f0ba 1255 uint8_t RESERVED_3[28];
bogdanm 73:1efda918f0ba 1256 __IO uint32_t RCSR; /**< SAI Receive Control Register, offset: 0x80 */
bogdanm 73:1efda918f0ba 1257 uint8_t RESERVED_4[4];
bogdanm 73:1efda918f0ba 1258 __IO uint32_t RCR2; /**< SAI Receive Configuration 2 Register, offset: 0x88 */
bogdanm 73:1efda918f0ba 1259 __IO uint32_t RCR3; /**< SAI Receive Configuration 3 Register, offset: 0x8C */
bogdanm 73:1efda918f0ba 1260 __IO uint32_t RCR4; /**< SAI Receive Configuration 4 Register, offset: 0x90 */
bogdanm 73:1efda918f0ba 1261 __IO uint32_t RCR5; /**< SAI Receive Configuration 5 Register, offset: 0x94 */
bogdanm 73:1efda918f0ba 1262 uint8_t RESERVED_5[8];
bogdanm 73:1efda918f0ba 1263 __I uint32_t RDR[1]; /**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */
bogdanm 73:1efda918f0ba 1264 uint8_t RESERVED_6[60];
bogdanm 73:1efda918f0ba 1265 __IO uint32_t RMR; /**< SAI Receive Mask Register, offset: 0xE0 */
bogdanm 73:1efda918f0ba 1266 uint8_t RESERVED_7[28];
bogdanm 73:1efda918f0ba 1267 __IO uint32_t MCR; /**< SAI MCLK Control Register, offset: 0x100 */
bogdanm 73:1efda918f0ba 1268 __IO uint32_t MDR; /**< SAI MCLK Divide Register, offset: 0x104 */
bogdanm 73:1efda918f0ba 1269 } I2S_Type;
bogdanm 73:1efda918f0ba 1270
bogdanm 73:1efda918f0ba 1271 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 1272 -- I2S Register Masks
bogdanm 73:1efda918f0ba 1273 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 1274
bogdanm 73:1efda918f0ba 1275 /**
bogdanm 73:1efda918f0ba 1276 * @addtogroup I2S_Register_Masks I2S Register Masks
bogdanm 73:1efda918f0ba 1277 * @{
bogdanm 73:1efda918f0ba 1278 */
bogdanm 73:1efda918f0ba 1279
bogdanm 73:1efda918f0ba 1280 /* TCSR Bit Fields */
bogdanm 73:1efda918f0ba 1281 #define I2S_TCSR_FWDE_MASK 0x2u
bogdanm 73:1efda918f0ba 1282 #define I2S_TCSR_FWDE_SHIFT 1
bogdanm 73:1efda918f0ba 1283 #define I2S_TCSR_FWIE_MASK 0x200u
bogdanm 73:1efda918f0ba 1284 #define I2S_TCSR_FWIE_SHIFT 9
bogdanm 73:1efda918f0ba 1285 #define I2S_TCSR_FEIE_MASK 0x400u
bogdanm 73:1efda918f0ba 1286 #define I2S_TCSR_FEIE_SHIFT 10
bogdanm 73:1efda918f0ba 1287 #define I2S_TCSR_SEIE_MASK 0x800u
bogdanm 73:1efda918f0ba 1288 #define I2S_TCSR_SEIE_SHIFT 11
bogdanm 73:1efda918f0ba 1289 #define I2S_TCSR_WSIE_MASK 0x1000u
bogdanm 73:1efda918f0ba 1290 #define I2S_TCSR_WSIE_SHIFT 12
bogdanm 73:1efda918f0ba 1291 #define I2S_TCSR_FWF_MASK 0x20000u
bogdanm 73:1efda918f0ba 1292 #define I2S_TCSR_FWF_SHIFT 17
bogdanm 73:1efda918f0ba 1293 #define I2S_TCSR_FEF_MASK 0x40000u
bogdanm 73:1efda918f0ba 1294 #define I2S_TCSR_FEF_SHIFT 18
bogdanm 73:1efda918f0ba 1295 #define I2S_TCSR_SEF_MASK 0x80000u
bogdanm 73:1efda918f0ba 1296 #define I2S_TCSR_SEF_SHIFT 19
bogdanm 73:1efda918f0ba 1297 #define I2S_TCSR_WSF_MASK 0x100000u
bogdanm 73:1efda918f0ba 1298 #define I2S_TCSR_WSF_SHIFT 20
bogdanm 73:1efda918f0ba 1299 #define I2S_TCSR_SR_MASK 0x1000000u
bogdanm 73:1efda918f0ba 1300 #define I2S_TCSR_SR_SHIFT 24
bogdanm 73:1efda918f0ba 1301 #define I2S_TCSR_FR_MASK 0x2000000u
bogdanm 73:1efda918f0ba 1302 #define I2S_TCSR_FR_SHIFT 25
bogdanm 73:1efda918f0ba 1303 #define I2S_TCSR_BCE_MASK 0x10000000u
bogdanm 73:1efda918f0ba 1304 #define I2S_TCSR_BCE_SHIFT 28
bogdanm 73:1efda918f0ba 1305 #define I2S_TCSR_DBGE_MASK 0x20000000u
bogdanm 73:1efda918f0ba 1306 #define I2S_TCSR_DBGE_SHIFT 29
bogdanm 73:1efda918f0ba 1307 #define I2S_TCSR_STOPE_MASK 0x40000000u
bogdanm 73:1efda918f0ba 1308 #define I2S_TCSR_STOPE_SHIFT 30
bogdanm 73:1efda918f0ba 1309 #define I2S_TCSR_TE_MASK 0x80000000u
bogdanm 73:1efda918f0ba 1310 #define I2S_TCSR_TE_SHIFT 31
bogdanm 73:1efda918f0ba 1311 /* TCR2 Bit Fields */
bogdanm 73:1efda918f0ba 1312 #define I2S_TCR2_DIV_MASK 0xFFu
bogdanm 73:1efda918f0ba 1313 #define I2S_TCR2_DIV_SHIFT 0
bogdanm 73:1efda918f0ba 1314 #define I2S_TCR2_DIV(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_DIV_SHIFT))&I2S_TCR2_DIV_MASK)
bogdanm 73:1efda918f0ba 1315 #define I2S_TCR2_BCD_MASK 0x1000000u
bogdanm 73:1efda918f0ba 1316 #define I2S_TCR2_BCD_SHIFT 24
bogdanm 73:1efda918f0ba 1317 #define I2S_TCR2_BCP_MASK 0x2000000u
bogdanm 73:1efda918f0ba 1318 #define I2S_TCR2_BCP_SHIFT 25
bogdanm 73:1efda918f0ba 1319 #define I2S_TCR2_CLKMODE_MASK 0xC000000u
bogdanm 73:1efda918f0ba 1320 #define I2S_TCR2_CLKMODE_SHIFT 26
bogdanm 73:1efda918f0ba 1321 #define I2S_TCR2_CLKMODE(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_CLKMODE_SHIFT))&I2S_TCR2_CLKMODE_MASK)
bogdanm 73:1efda918f0ba 1322 /* TCR3 Bit Fields */
bogdanm 73:1efda918f0ba 1323 #define I2S_TCR3_WDFL_MASK 0x1u
bogdanm 73:1efda918f0ba 1324 #define I2S_TCR3_WDFL_SHIFT 0
bogdanm 73:1efda918f0ba 1325 #define I2S_TCR3_TCE_MASK 0x10000u
bogdanm 73:1efda918f0ba 1326 #define I2S_TCR3_TCE_SHIFT 16
bogdanm 73:1efda918f0ba 1327 /* TCR4 Bit Fields */
bogdanm 73:1efda918f0ba 1328 #define I2S_TCR4_FSD_MASK 0x1u
bogdanm 73:1efda918f0ba 1329 #define I2S_TCR4_FSD_SHIFT 0
bogdanm 73:1efda918f0ba 1330 #define I2S_TCR4_FSP_MASK 0x2u
bogdanm 73:1efda918f0ba 1331 #define I2S_TCR4_FSP_SHIFT 1
bogdanm 73:1efda918f0ba 1332 #define I2S_TCR4_FSE_MASK 0x8u
bogdanm 73:1efda918f0ba 1333 #define I2S_TCR4_FSE_SHIFT 3
bogdanm 73:1efda918f0ba 1334 #define I2S_TCR4_MF_MASK 0x10u
bogdanm 73:1efda918f0ba 1335 #define I2S_TCR4_MF_SHIFT 4
bogdanm 73:1efda918f0ba 1336 #define I2S_TCR4_SYWD_MASK 0x1F00u
bogdanm 73:1efda918f0ba 1337 #define I2S_TCR4_SYWD_SHIFT 8
bogdanm 73:1efda918f0ba 1338 #define I2S_TCR4_SYWD(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR4_SYWD_SHIFT))&I2S_TCR4_SYWD_MASK)
bogdanm 73:1efda918f0ba 1339 #define I2S_TCR4_FRSZ_MASK 0x10000u
bogdanm 73:1efda918f0ba 1340 #define I2S_TCR4_FRSZ_SHIFT 16
bogdanm 73:1efda918f0ba 1341 /* TCR5 Bit Fields */
bogdanm 73:1efda918f0ba 1342 #define I2S_TCR5_FBT_MASK 0x1F00u
bogdanm 73:1efda918f0ba 1343 #define I2S_TCR5_FBT_SHIFT 8
bogdanm 73:1efda918f0ba 1344 #define I2S_TCR5_FBT(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_FBT_SHIFT))&I2S_TCR5_FBT_MASK)
bogdanm 73:1efda918f0ba 1345 #define I2S_TCR5_W0W_MASK 0x1F0000u
bogdanm 73:1efda918f0ba 1346 #define I2S_TCR5_W0W_SHIFT 16
bogdanm 73:1efda918f0ba 1347 #define I2S_TCR5_W0W(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_W0W_SHIFT))&I2S_TCR5_W0W_MASK)
bogdanm 73:1efda918f0ba 1348 #define I2S_TCR5_WNW_MASK 0x1F000000u
bogdanm 73:1efda918f0ba 1349 #define I2S_TCR5_WNW_SHIFT 24
bogdanm 73:1efda918f0ba 1350 #define I2S_TCR5_WNW(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_WNW_SHIFT))&I2S_TCR5_WNW_MASK)
bogdanm 73:1efda918f0ba 1351 /* TDR Bit Fields */
bogdanm 73:1efda918f0ba 1352 #define I2S_TDR_TDR_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 1353 #define I2S_TDR_TDR_SHIFT 0
bogdanm 73:1efda918f0ba 1354 #define I2S_TDR_TDR(x) (((uint32_t)(((uint32_t)(x))<<I2S_TDR_TDR_SHIFT))&I2S_TDR_TDR_MASK)
bogdanm 73:1efda918f0ba 1355 /* TMR Bit Fields */
bogdanm 73:1efda918f0ba 1356 #define I2S_TMR_TWM_MASK 0x3u
bogdanm 73:1efda918f0ba 1357 #define I2S_TMR_TWM_SHIFT 0
bogdanm 73:1efda918f0ba 1358 #define I2S_TMR_TWM(x) (((uint32_t)(((uint32_t)(x))<<I2S_TMR_TWM_SHIFT))&I2S_TMR_TWM_MASK)
bogdanm 73:1efda918f0ba 1359 /* RCSR Bit Fields */
bogdanm 73:1efda918f0ba 1360 #define I2S_RCSR_FWDE_MASK 0x2u
bogdanm 73:1efda918f0ba 1361 #define I2S_RCSR_FWDE_SHIFT 1
bogdanm 73:1efda918f0ba 1362 #define I2S_RCSR_FWIE_MASK 0x200u
bogdanm 73:1efda918f0ba 1363 #define I2S_RCSR_FWIE_SHIFT 9
bogdanm 73:1efda918f0ba 1364 #define I2S_RCSR_FEIE_MASK 0x400u
bogdanm 73:1efda918f0ba 1365 #define I2S_RCSR_FEIE_SHIFT 10
bogdanm 73:1efda918f0ba 1366 #define I2S_RCSR_SEIE_MASK 0x800u
bogdanm 73:1efda918f0ba 1367 #define I2S_RCSR_SEIE_SHIFT 11
bogdanm 73:1efda918f0ba 1368 #define I2S_RCSR_WSIE_MASK 0x1000u
bogdanm 73:1efda918f0ba 1369 #define I2S_RCSR_WSIE_SHIFT 12
bogdanm 73:1efda918f0ba 1370 #define I2S_RCSR_FWF_MASK 0x20000u
bogdanm 73:1efda918f0ba 1371 #define I2S_RCSR_FWF_SHIFT 17
bogdanm 73:1efda918f0ba 1372 #define I2S_RCSR_FEF_MASK 0x40000u
bogdanm 73:1efda918f0ba 1373 #define I2S_RCSR_FEF_SHIFT 18
bogdanm 73:1efda918f0ba 1374 #define I2S_RCSR_SEF_MASK 0x80000u
bogdanm 73:1efda918f0ba 1375 #define I2S_RCSR_SEF_SHIFT 19
bogdanm 73:1efda918f0ba 1376 #define I2S_RCSR_WSF_MASK 0x100000u
bogdanm 73:1efda918f0ba 1377 #define I2S_RCSR_WSF_SHIFT 20
bogdanm 73:1efda918f0ba 1378 #define I2S_RCSR_SR_MASK 0x1000000u
bogdanm 73:1efda918f0ba 1379 #define I2S_RCSR_SR_SHIFT 24
bogdanm 73:1efda918f0ba 1380 #define I2S_RCSR_FR_MASK 0x2000000u
bogdanm 73:1efda918f0ba 1381 #define I2S_RCSR_FR_SHIFT 25
bogdanm 73:1efda918f0ba 1382 #define I2S_RCSR_BCE_MASK 0x10000000u
bogdanm 73:1efda918f0ba 1383 #define I2S_RCSR_BCE_SHIFT 28
bogdanm 73:1efda918f0ba 1384 #define I2S_RCSR_DBGE_MASK 0x20000000u
bogdanm 73:1efda918f0ba 1385 #define I2S_RCSR_DBGE_SHIFT 29
bogdanm 73:1efda918f0ba 1386 #define I2S_RCSR_STOPE_MASK 0x40000000u
bogdanm 73:1efda918f0ba 1387 #define I2S_RCSR_STOPE_SHIFT 30
bogdanm 73:1efda918f0ba 1388 #define I2S_RCSR_RE_MASK 0x80000000u
bogdanm 73:1efda918f0ba 1389 #define I2S_RCSR_RE_SHIFT 31
bogdanm 73:1efda918f0ba 1390 /* RCR2 Bit Fields */
bogdanm 73:1efda918f0ba 1391 #define I2S_RCR2_DIV_MASK 0xFFu
bogdanm 73:1efda918f0ba 1392 #define I2S_RCR2_DIV_SHIFT 0
bogdanm 73:1efda918f0ba 1393 #define I2S_RCR2_DIV(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_DIV_SHIFT))&I2S_RCR2_DIV_MASK)
bogdanm 73:1efda918f0ba 1394 #define I2S_RCR2_BCD_MASK 0x1000000u
bogdanm 73:1efda918f0ba 1395 #define I2S_RCR2_BCD_SHIFT 24
bogdanm 73:1efda918f0ba 1396 #define I2S_RCR2_BCP_MASK 0x2000000u
bogdanm 73:1efda918f0ba 1397 #define I2S_RCR2_BCP_SHIFT 25
bogdanm 73:1efda918f0ba 1398 #define I2S_RCR2_CLKMODE_MASK 0xC000000u
bogdanm 73:1efda918f0ba 1399 #define I2S_RCR2_CLKMODE_SHIFT 26
bogdanm 73:1efda918f0ba 1400 #define I2S_RCR2_CLKMODE(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_CLKMODE_SHIFT))&I2S_RCR2_CLKMODE_MASK)
bogdanm 73:1efda918f0ba 1401 /* RCR3 Bit Fields */
bogdanm 73:1efda918f0ba 1402 #define I2S_RCR3_WDFL_MASK 0x1u
bogdanm 73:1efda918f0ba 1403 #define I2S_RCR3_WDFL_SHIFT 0
bogdanm 73:1efda918f0ba 1404 #define I2S_RCR3_RCE_MASK 0x10000u
bogdanm 73:1efda918f0ba 1405 #define I2S_RCR3_RCE_SHIFT 16
bogdanm 73:1efda918f0ba 1406 /* RCR4 Bit Fields */
bogdanm 73:1efda918f0ba 1407 #define I2S_RCR4_FSD_MASK 0x1u
bogdanm 73:1efda918f0ba 1408 #define I2S_RCR4_FSD_SHIFT 0
bogdanm 73:1efda918f0ba 1409 #define I2S_RCR4_FSP_MASK 0x2u
bogdanm 73:1efda918f0ba 1410 #define I2S_RCR4_FSP_SHIFT 1
bogdanm 73:1efda918f0ba 1411 #define I2S_RCR4_FSE_MASK 0x8u
bogdanm 73:1efda918f0ba 1412 #define I2S_RCR4_FSE_SHIFT 3
bogdanm 73:1efda918f0ba 1413 #define I2S_RCR4_MF_MASK 0x10u
bogdanm 73:1efda918f0ba 1414 #define I2S_RCR4_MF_SHIFT 4
bogdanm 73:1efda918f0ba 1415 #define I2S_RCR4_SYWD_MASK 0x1F00u
bogdanm 73:1efda918f0ba 1416 #define I2S_RCR4_SYWD_SHIFT 8
bogdanm 73:1efda918f0ba 1417 #define I2S_RCR4_SYWD(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR4_SYWD_SHIFT))&I2S_RCR4_SYWD_MASK)
bogdanm 73:1efda918f0ba 1418 #define I2S_RCR4_FRSZ_MASK 0x10000u
bogdanm 73:1efda918f0ba 1419 #define I2S_RCR4_FRSZ_SHIFT 16
bogdanm 73:1efda918f0ba 1420 /* RCR5 Bit Fields */
bogdanm 73:1efda918f0ba 1421 #define I2S_RCR5_FBT_MASK 0x1F00u
bogdanm 73:1efda918f0ba 1422 #define I2S_RCR5_FBT_SHIFT 8
bogdanm 73:1efda918f0ba 1423 #define I2S_RCR5_FBT(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_FBT_SHIFT))&I2S_RCR5_FBT_MASK)
bogdanm 73:1efda918f0ba 1424 #define I2S_RCR5_W0W_MASK 0x1F0000u
bogdanm 73:1efda918f0ba 1425 #define I2S_RCR5_W0W_SHIFT 16
bogdanm 73:1efda918f0ba 1426 #define I2S_RCR5_W0W(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_W0W_SHIFT))&I2S_RCR5_W0W_MASK)
bogdanm 73:1efda918f0ba 1427 #define I2S_RCR5_WNW_MASK 0x1F000000u
bogdanm 73:1efda918f0ba 1428 #define I2S_RCR5_WNW_SHIFT 24
bogdanm 73:1efda918f0ba 1429 #define I2S_RCR5_WNW(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_WNW_SHIFT))&I2S_RCR5_WNW_MASK)
bogdanm 73:1efda918f0ba 1430 /* RDR Bit Fields */
bogdanm 73:1efda918f0ba 1431 #define I2S_RDR_RDR_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 1432 #define I2S_RDR_RDR_SHIFT 0
bogdanm 73:1efda918f0ba 1433 #define I2S_RDR_RDR(x) (((uint32_t)(((uint32_t)(x))<<I2S_RDR_RDR_SHIFT))&I2S_RDR_RDR_MASK)
bogdanm 73:1efda918f0ba 1434 /* RMR Bit Fields */
bogdanm 73:1efda918f0ba 1435 #define I2S_RMR_RWM_MASK 0x3u
bogdanm 73:1efda918f0ba 1436 #define I2S_RMR_RWM_SHIFT 0
bogdanm 73:1efda918f0ba 1437 #define I2S_RMR_RWM(x) (((uint32_t)(((uint32_t)(x))<<I2S_RMR_RWM_SHIFT))&I2S_RMR_RWM_MASK)
bogdanm 73:1efda918f0ba 1438 /* MCR Bit Fields */
bogdanm 73:1efda918f0ba 1439 #define I2S_MCR_MICS_MASK 0x3000000u
bogdanm 73:1efda918f0ba 1440 #define I2S_MCR_MICS_SHIFT 24
bogdanm 73:1efda918f0ba 1441 #define I2S_MCR_MICS(x) (((uint32_t)(((uint32_t)(x))<<I2S_MCR_MICS_SHIFT))&I2S_MCR_MICS_MASK)
bogdanm 73:1efda918f0ba 1442 #define I2S_MCR_MOE_MASK 0x40000000u
bogdanm 73:1efda918f0ba 1443 #define I2S_MCR_MOE_SHIFT 30
bogdanm 73:1efda918f0ba 1444 #define I2S_MCR_DUF_MASK 0x80000000u
bogdanm 73:1efda918f0ba 1445 #define I2S_MCR_DUF_SHIFT 31
bogdanm 73:1efda918f0ba 1446 /* MDR Bit Fields */
bogdanm 73:1efda918f0ba 1447 #define I2S_MDR_DIVIDE_MASK 0xFFFu
bogdanm 73:1efda918f0ba 1448 #define I2S_MDR_DIVIDE_SHIFT 0
bogdanm 73:1efda918f0ba 1449 #define I2S_MDR_DIVIDE(x) (((uint32_t)(((uint32_t)(x))<<I2S_MDR_DIVIDE_SHIFT))&I2S_MDR_DIVIDE_MASK)
bogdanm 73:1efda918f0ba 1450 #define I2S_MDR_FRACT_MASK 0xFF000u
bogdanm 73:1efda918f0ba 1451 #define I2S_MDR_FRACT_SHIFT 12
bogdanm 73:1efda918f0ba 1452 #define I2S_MDR_FRACT(x) (((uint32_t)(((uint32_t)(x))<<I2S_MDR_FRACT_SHIFT))&I2S_MDR_FRACT_MASK)
bogdanm 73:1efda918f0ba 1453
bogdanm 73:1efda918f0ba 1454 /**
bogdanm 73:1efda918f0ba 1455 * @}
bogdanm 73:1efda918f0ba 1456 */ /* end of group I2S_Register_Masks */
bogdanm 73:1efda918f0ba 1457
bogdanm 73:1efda918f0ba 1458
bogdanm 73:1efda918f0ba 1459 /* I2S - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 1460 /** Peripheral I2S0 base address */
bogdanm 73:1efda918f0ba 1461 #define I2S0_BASE (0x4002F000u)
bogdanm 73:1efda918f0ba 1462 /** Peripheral I2S0 base pointer */
bogdanm 73:1efda918f0ba 1463 #define I2S0 ((I2S_Type *)I2S0_BASE)
bogdanm 73:1efda918f0ba 1464 /** Array initializer of I2S peripheral base pointers */
bogdanm 73:1efda918f0ba 1465 #define I2S_BASES { I2S0 }
bogdanm 73:1efda918f0ba 1466
bogdanm 73:1efda918f0ba 1467 /**
bogdanm 73:1efda918f0ba 1468 * @}
bogdanm 73:1efda918f0ba 1469 */ /* end of group I2S_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 1470
bogdanm 73:1efda918f0ba 1471
bogdanm 73:1efda918f0ba 1472 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 1473 -- LCD Peripheral Access Layer
bogdanm 73:1efda918f0ba 1474 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 1475
bogdanm 73:1efda918f0ba 1476 /**
bogdanm 73:1efda918f0ba 1477 * @addtogroup LCD_Peripheral_Access_Layer LCD Peripheral Access Layer
bogdanm 73:1efda918f0ba 1478 * @{
bogdanm 73:1efda918f0ba 1479 */
bogdanm 73:1efda918f0ba 1480
bogdanm 73:1efda918f0ba 1481 /** LCD - Register Layout Typedef */
bogdanm 73:1efda918f0ba 1482 typedef struct {
bogdanm 73:1efda918f0ba 1483 __IO uint32_t GCR; /**< LCD General Control Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 1484 __IO uint32_t AR; /**< LCD Auxiliary Register, offset: 0x4 */
bogdanm 73:1efda918f0ba 1485 __IO uint32_t FDCR; /**< LCD Fault Detect Control Register, offset: 0x8 */
bogdanm 73:1efda918f0ba 1486 __IO uint32_t FDSR; /**< LCD Fault Detect Status Register, offset: 0xC */
bogdanm 73:1efda918f0ba 1487 __IO uint32_t PEN[2]; /**< LCD Pin Enable register, array offset: 0x10, array step: 0x4 */
bogdanm 73:1efda918f0ba 1488 __IO uint32_t BPEN[2]; /**< LCD Back Plane Enable register, array offset: 0x18, array step: 0x4 */
bogdanm 73:1efda918f0ba 1489 union { /* offset: 0x20 */
bogdanm 73:1efda918f0ba 1490 __IO uint32_t WF[16]; /**< LCD Waveform register, array offset: 0x20, array step: 0x4 */
bogdanm 73:1efda918f0ba 1491 __IO uint8_t WF8B[64]; /**< LCD Waveform Register 0...LCD Waveform Register 63., array offset: 0x20, array step: 0x1 */
bogdanm 73:1efda918f0ba 1492 };
bogdanm 73:1efda918f0ba 1493 } LCD_Type;
bogdanm 73:1efda918f0ba 1494
bogdanm 73:1efda918f0ba 1495 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 1496 -- LCD Register Masks
bogdanm 73:1efda918f0ba 1497 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 1498
bogdanm 73:1efda918f0ba 1499 /**
bogdanm 73:1efda918f0ba 1500 * @addtogroup LCD_Register_Masks LCD Register Masks
bogdanm 73:1efda918f0ba 1501 * @{
bogdanm 73:1efda918f0ba 1502 */
bogdanm 73:1efda918f0ba 1503
bogdanm 73:1efda918f0ba 1504 /* GCR Bit Fields */
bogdanm 73:1efda918f0ba 1505 #define LCD_GCR_DUTY_MASK 0x7u
bogdanm 73:1efda918f0ba 1506 #define LCD_GCR_DUTY_SHIFT 0
bogdanm 73:1efda918f0ba 1507 #define LCD_GCR_DUTY(x) (((uint32_t)(((uint32_t)(x))<<LCD_GCR_DUTY_SHIFT))&LCD_GCR_DUTY_MASK)
bogdanm 73:1efda918f0ba 1508 #define LCD_GCR_LCLK_MASK 0x38u
bogdanm 73:1efda918f0ba 1509 #define LCD_GCR_LCLK_SHIFT 3
bogdanm 73:1efda918f0ba 1510 #define LCD_GCR_LCLK(x) (((uint32_t)(((uint32_t)(x))<<LCD_GCR_LCLK_SHIFT))&LCD_GCR_LCLK_MASK)
bogdanm 73:1efda918f0ba 1511 #define LCD_GCR_SOURCE_MASK 0x40u
bogdanm 73:1efda918f0ba 1512 #define LCD_GCR_SOURCE_SHIFT 6
bogdanm 73:1efda918f0ba 1513 #define LCD_GCR_LCDEN_MASK 0x80u
bogdanm 73:1efda918f0ba 1514 #define LCD_GCR_LCDEN_SHIFT 7
bogdanm 73:1efda918f0ba 1515 #define LCD_GCR_LCDSTP_MASK 0x100u
bogdanm 73:1efda918f0ba 1516 #define LCD_GCR_LCDSTP_SHIFT 8
bogdanm 73:1efda918f0ba 1517 #define LCD_GCR_LCDDOZE_MASK 0x200u
bogdanm 73:1efda918f0ba 1518 #define LCD_GCR_LCDDOZE_SHIFT 9
bogdanm 73:1efda918f0ba 1519 #define LCD_GCR_FFR_MASK 0x400u
bogdanm 73:1efda918f0ba 1520 #define LCD_GCR_FFR_SHIFT 10
bogdanm 73:1efda918f0ba 1521 #define LCD_GCR_ALTSOURCE_MASK 0x800u
bogdanm 73:1efda918f0ba 1522 #define LCD_GCR_ALTSOURCE_SHIFT 11
bogdanm 73:1efda918f0ba 1523 #define LCD_GCR_ALTDIV_MASK 0x3000u
bogdanm 73:1efda918f0ba 1524 #define LCD_GCR_ALTDIV_SHIFT 12
bogdanm 73:1efda918f0ba 1525 #define LCD_GCR_ALTDIV(x) (((uint32_t)(((uint32_t)(x))<<LCD_GCR_ALTDIV_SHIFT))&LCD_GCR_ALTDIV_MASK)
bogdanm 73:1efda918f0ba 1526 #define LCD_GCR_FDCIEN_MASK 0x4000u
bogdanm 73:1efda918f0ba 1527 #define LCD_GCR_FDCIEN_SHIFT 14
bogdanm 73:1efda918f0ba 1528 #define LCD_GCR_PADSAFE_MASK 0x8000u
bogdanm 73:1efda918f0ba 1529 #define LCD_GCR_PADSAFE_SHIFT 15
bogdanm 73:1efda918f0ba 1530 #define LCD_GCR_VSUPPLY_MASK 0x20000u
bogdanm 73:1efda918f0ba 1531 #define LCD_GCR_VSUPPLY_SHIFT 17
bogdanm 73:1efda918f0ba 1532 #define LCD_GCR_LADJ_MASK 0x300000u
bogdanm 73:1efda918f0ba 1533 #define LCD_GCR_LADJ_SHIFT 20
bogdanm 73:1efda918f0ba 1534 #define LCD_GCR_LADJ(x) (((uint32_t)(((uint32_t)(x))<<LCD_GCR_LADJ_SHIFT))&LCD_GCR_LADJ_MASK)
bogdanm 73:1efda918f0ba 1535 #define LCD_GCR_CPSEL_MASK 0x800000u
bogdanm 73:1efda918f0ba 1536 #define LCD_GCR_CPSEL_SHIFT 23
bogdanm 73:1efda918f0ba 1537 #define LCD_GCR_RVTRIM_MASK 0xF000000u
bogdanm 73:1efda918f0ba 1538 #define LCD_GCR_RVTRIM_SHIFT 24
bogdanm 73:1efda918f0ba 1539 #define LCD_GCR_RVTRIM(x) (((uint32_t)(((uint32_t)(x))<<LCD_GCR_RVTRIM_SHIFT))&LCD_GCR_RVTRIM_MASK)
bogdanm 73:1efda918f0ba 1540 #define LCD_GCR_RVEN_MASK 0x80000000u
bogdanm 73:1efda918f0ba 1541 #define LCD_GCR_RVEN_SHIFT 31
bogdanm 73:1efda918f0ba 1542 /* AR Bit Fields */
bogdanm 73:1efda918f0ba 1543 #define LCD_AR_BRATE_MASK 0x7u
bogdanm 73:1efda918f0ba 1544 #define LCD_AR_BRATE_SHIFT 0
bogdanm 73:1efda918f0ba 1545 #define LCD_AR_BRATE(x) (((uint32_t)(((uint32_t)(x))<<LCD_AR_BRATE_SHIFT))&LCD_AR_BRATE_MASK)
bogdanm 73:1efda918f0ba 1546 #define LCD_AR_BMODE_MASK 0x8u
bogdanm 73:1efda918f0ba 1547 #define LCD_AR_BMODE_SHIFT 3
bogdanm 73:1efda918f0ba 1548 #define LCD_AR_BLANK_MASK 0x20u
bogdanm 73:1efda918f0ba 1549 #define LCD_AR_BLANK_SHIFT 5
bogdanm 73:1efda918f0ba 1550 #define LCD_AR_ALT_MASK 0x40u
bogdanm 73:1efda918f0ba 1551 #define LCD_AR_ALT_SHIFT 6
bogdanm 73:1efda918f0ba 1552 #define LCD_AR_BLINK_MASK 0x80u
bogdanm 73:1efda918f0ba 1553 #define LCD_AR_BLINK_SHIFT 7
bogdanm 73:1efda918f0ba 1554 /* FDCR Bit Fields */
bogdanm 73:1efda918f0ba 1555 #define LCD_FDCR_FDPINID_MASK 0x3Fu
bogdanm 73:1efda918f0ba 1556 #define LCD_FDCR_FDPINID_SHIFT 0
bogdanm 73:1efda918f0ba 1557 #define LCD_FDCR_FDPINID(x) (((uint32_t)(((uint32_t)(x))<<LCD_FDCR_FDPINID_SHIFT))&LCD_FDCR_FDPINID_MASK)
bogdanm 73:1efda918f0ba 1558 #define LCD_FDCR_FDBPEN_MASK 0x40u
bogdanm 73:1efda918f0ba 1559 #define LCD_FDCR_FDBPEN_SHIFT 6
bogdanm 73:1efda918f0ba 1560 #define LCD_FDCR_FDEN_MASK 0x80u
bogdanm 73:1efda918f0ba 1561 #define LCD_FDCR_FDEN_SHIFT 7
bogdanm 73:1efda918f0ba 1562 #define LCD_FDCR_FDSWW_MASK 0xE00u
bogdanm 73:1efda918f0ba 1563 #define LCD_FDCR_FDSWW_SHIFT 9
bogdanm 73:1efda918f0ba 1564 #define LCD_FDCR_FDSWW(x) (((uint32_t)(((uint32_t)(x))<<LCD_FDCR_FDSWW_SHIFT))&LCD_FDCR_FDSWW_MASK)
bogdanm 73:1efda918f0ba 1565 #define LCD_FDCR_FDPRS_MASK 0x7000u
bogdanm 73:1efda918f0ba 1566 #define LCD_FDCR_FDPRS_SHIFT 12
bogdanm 73:1efda918f0ba 1567 #define LCD_FDCR_FDPRS(x) (((uint32_t)(((uint32_t)(x))<<LCD_FDCR_FDPRS_SHIFT))&LCD_FDCR_FDPRS_MASK)
bogdanm 73:1efda918f0ba 1568 /* FDSR Bit Fields */
bogdanm 73:1efda918f0ba 1569 #define LCD_FDSR_FDCNT_MASK 0xFFu
bogdanm 73:1efda918f0ba 1570 #define LCD_FDSR_FDCNT_SHIFT 0
bogdanm 73:1efda918f0ba 1571 #define LCD_FDSR_FDCNT(x) (((uint32_t)(((uint32_t)(x))<<LCD_FDSR_FDCNT_SHIFT))&LCD_FDSR_FDCNT_MASK)
bogdanm 73:1efda918f0ba 1572 #define LCD_FDSR_FDCF_MASK 0x8000u
bogdanm 73:1efda918f0ba 1573 #define LCD_FDSR_FDCF_SHIFT 15
bogdanm 73:1efda918f0ba 1574 /* PEN Bit Fields */
bogdanm 73:1efda918f0ba 1575 #define LCD_PEN_PEN_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 1576 #define LCD_PEN_PEN_SHIFT 0
bogdanm 73:1efda918f0ba 1577 #define LCD_PEN_PEN(x) (((uint32_t)(((uint32_t)(x))<<LCD_PEN_PEN_SHIFT))&LCD_PEN_PEN_MASK)
bogdanm 73:1efda918f0ba 1578 /* BPEN Bit Fields */
bogdanm 73:1efda918f0ba 1579 #define LCD_BPEN_BPEN_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 1580 #define LCD_BPEN_BPEN_SHIFT 0
bogdanm 73:1efda918f0ba 1581 #define LCD_BPEN_BPEN(x) (((uint32_t)(((uint32_t)(x))<<LCD_BPEN_BPEN_SHIFT))&LCD_BPEN_BPEN_MASK)
bogdanm 73:1efda918f0ba 1582 /* WF Bit Fields */
bogdanm 73:1efda918f0ba 1583 #define LCD_WF_WF0_MASK 0xFFu
bogdanm 73:1efda918f0ba 1584 #define LCD_WF_WF0_SHIFT 0
bogdanm 73:1efda918f0ba 1585 #define LCD_WF_WF0(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF0_SHIFT))&LCD_WF_WF0_MASK)
bogdanm 73:1efda918f0ba 1586 #define LCD_WF_WF60_MASK 0xFFu
bogdanm 73:1efda918f0ba 1587 #define LCD_WF_WF60_SHIFT 0
bogdanm 73:1efda918f0ba 1588 #define LCD_WF_WF60(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF60_SHIFT))&LCD_WF_WF60_MASK)
bogdanm 73:1efda918f0ba 1589 #define LCD_WF_WF56_MASK 0xFFu
bogdanm 73:1efda918f0ba 1590 #define LCD_WF_WF56_SHIFT 0
bogdanm 73:1efda918f0ba 1591 #define LCD_WF_WF56(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF56_SHIFT))&LCD_WF_WF56_MASK)
bogdanm 73:1efda918f0ba 1592 #define LCD_WF_WF52_MASK 0xFFu
bogdanm 73:1efda918f0ba 1593 #define LCD_WF_WF52_SHIFT 0
bogdanm 73:1efda918f0ba 1594 #define LCD_WF_WF52(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF52_SHIFT))&LCD_WF_WF52_MASK)
bogdanm 73:1efda918f0ba 1595 #define LCD_WF_WF4_MASK 0xFFu
bogdanm 73:1efda918f0ba 1596 #define LCD_WF_WF4_SHIFT 0
bogdanm 73:1efda918f0ba 1597 #define LCD_WF_WF4(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF4_SHIFT))&LCD_WF_WF4_MASK)
bogdanm 73:1efda918f0ba 1598 #define LCD_WF_WF48_MASK 0xFFu
bogdanm 73:1efda918f0ba 1599 #define LCD_WF_WF48_SHIFT 0
bogdanm 73:1efda918f0ba 1600 #define LCD_WF_WF48(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF48_SHIFT))&LCD_WF_WF48_MASK)
bogdanm 73:1efda918f0ba 1601 #define LCD_WF_WF44_MASK 0xFFu
bogdanm 73:1efda918f0ba 1602 #define LCD_WF_WF44_SHIFT 0
bogdanm 73:1efda918f0ba 1603 #define LCD_WF_WF44(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF44_SHIFT))&LCD_WF_WF44_MASK)
bogdanm 73:1efda918f0ba 1604 #define LCD_WF_WF40_MASK 0xFFu
bogdanm 73:1efda918f0ba 1605 #define LCD_WF_WF40_SHIFT 0
bogdanm 73:1efda918f0ba 1606 #define LCD_WF_WF40(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF40_SHIFT))&LCD_WF_WF40_MASK)
bogdanm 73:1efda918f0ba 1607 #define LCD_WF_WF8_MASK 0xFFu
bogdanm 73:1efda918f0ba 1608 #define LCD_WF_WF8_SHIFT 0
bogdanm 73:1efda918f0ba 1609 #define LCD_WF_WF8(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF8_SHIFT))&LCD_WF_WF8_MASK)
bogdanm 73:1efda918f0ba 1610 #define LCD_WF_WF36_MASK 0xFFu
bogdanm 73:1efda918f0ba 1611 #define LCD_WF_WF36_SHIFT 0
bogdanm 73:1efda918f0ba 1612 #define LCD_WF_WF36(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF36_SHIFT))&LCD_WF_WF36_MASK)
bogdanm 73:1efda918f0ba 1613 #define LCD_WF_WF32_MASK 0xFFu
bogdanm 73:1efda918f0ba 1614 #define LCD_WF_WF32_SHIFT 0
bogdanm 73:1efda918f0ba 1615 #define LCD_WF_WF32(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF32_SHIFT))&LCD_WF_WF32_MASK)
bogdanm 73:1efda918f0ba 1616 #define LCD_WF_WF28_MASK 0xFFu
bogdanm 73:1efda918f0ba 1617 #define LCD_WF_WF28_SHIFT 0
bogdanm 73:1efda918f0ba 1618 #define LCD_WF_WF28(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF28_SHIFT))&LCD_WF_WF28_MASK)
bogdanm 73:1efda918f0ba 1619 #define LCD_WF_WF12_MASK 0xFFu
bogdanm 73:1efda918f0ba 1620 #define LCD_WF_WF12_SHIFT 0
bogdanm 73:1efda918f0ba 1621 #define LCD_WF_WF12(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF12_SHIFT))&LCD_WF_WF12_MASK)
bogdanm 73:1efda918f0ba 1622 #define LCD_WF_WF24_MASK 0xFFu
bogdanm 73:1efda918f0ba 1623 #define LCD_WF_WF24_SHIFT 0
bogdanm 73:1efda918f0ba 1624 #define LCD_WF_WF24(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF24_SHIFT))&LCD_WF_WF24_MASK)
bogdanm 73:1efda918f0ba 1625 #define LCD_WF_WF20_MASK 0xFFu
bogdanm 73:1efda918f0ba 1626 #define LCD_WF_WF20_SHIFT 0
bogdanm 73:1efda918f0ba 1627 #define LCD_WF_WF20(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF20_SHIFT))&LCD_WF_WF20_MASK)
bogdanm 73:1efda918f0ba 1628 #define LCD_WF_WF16_MASK 0xFFu
bogdanm 73:1efda918f0ba 1629 #define LCD_WF_WF16_SHIFT 0
bogdanm 73:1efda918f0ba 1630 #define LCD_WF_WF16(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF16_SHIFT))&LCD_WF_WF16_MASK)
bogdanm 73:1efda918f0ba 1631 #define LCD_WF_WF5_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1632 #define LCD_WF_WF5_SHIFT 8
bogdanm 73:1efda918f0ba 1633 #define LCD_WF_WF5(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF5_SHIFT))&LCD_WF_WF5_MASK)
bogdanm 73:1efda918f0ba 1634 #define LCD_WF_WF49_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1635 #define LCD_WF_WF49_SHIFT 8
bogdanm 73:1efda918f0ba 1636 #define LCD_WF_WF49(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF49_SHIFT))&LCD_WF_WF49_MASK)
bogdanm 73:1efda918f0ba 1637 #define LCD_WF_WF45_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1638 #define LCD_WF_WF45_SHIFT 8
bogdanm 73:1efda918f0ba 1639 #define LCD_WF_WF45(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF45_SHIFT))&LCD_WF_WF45_MASK)
bogdanm 73:1efda918f0ba 1640 #define LCD_WF_WF61_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1641 #define LCD_WF_WF61_SHIFT 8
bogdanm 73:1efda918f0ba 1642 #define LCD_WF_WF61(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF61_SHIFT))&LCD_WF_WF61_MASK)
bogdanm 73:1efda918f0ba 1643 #define LCD_WF_WF25_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1644 #define LCD_WF_WF25_SHIFT 8
bogdanm 73:1efda918f0ba 1645 #define LCD_WF_WF25(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF25_SHIFT))&LCD_WF_WF25_MASK)
bogdanm 73:1efda918f0ba 1646 #define LCD_WF_WF17_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1647 #define LCD_WF_WF17_SHIFT 8
bogdanm 73:1efda918f0ba 1648 #define LCD_WF_WF17(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF17_SHIFT))&LCD_WF_WF17_MASK)
bogdanm 73:1efda918f0ba 1649 #define LCD_WF_WF41_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1650 #define LCD_WF_WF41_SHIFT 8
bogdanm 73:1efda918f0ba 1651 #define LCD_WF_WF41(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF41_SHIFT))&LCD_WF_WF41_MASK)
bogdanm 73:1efda918f0ba 1652 #define LCD_WF_WF13_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1653 #define LCD_WF_WF13_SHIFT 8
bogdanm 73:1efda918f0ba 1654 #define LCD_WF_WF13(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF13_SHIFT))&LCD_WF_WF13_MASK)
bogdanm 73:1efda918f0ba 1655 #define LCD_WF_WF57_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1656 #define LCD_WF_WF57_SHIFT 8
bogdanm 73:1efda918f0ba 1657 #define LCD_WF_WF57(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF57_SHIFT))&LCD_WF_WF57_MASK)
bogdanm 73:1efda918f0ba 1658 #define LCD_WF_WF53_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1659 #define LCD_WF_WF53_SHIFT 8
bogdanm 73:1efda918f0ba 1660 #define LCD_WF_WF53(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF53_SHIFT))&LCD_WF_WF53_MASK)
bogdanm 73:1efda918f0ba 1661 #define LCD_WF_WF37_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1662 #define LCD_WF_WF37_SHIFT 8
bogdanm 73:1efda918f0ba 1663 #define LCD_WF_WF37(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF37_SHIFT))&LCD_WF_WF37_MASK)
bogdanm 73:1efda918f0ba 1664 #define LCD_WF_WF9_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1665 #define LCD_WF_WF9_SHIFT 8
bogdanm 73:1efda918f0ba 1666 #define LCD_WF_WF9(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF9_SHIFT))&LCD_WF_WF9_MASK)
bogdanm 73:1efda918f0ba 1667 #define LCD_WF_WF1_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1668 #define LCD_WF_WF1_SHIFT 8
bogdanm 73:1efda918f0ba 1669 #define LCD_WF_WF1(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF1_SHIFT))&LCD_WF_WF1_MASK)
bogdanm 73:1efda918f0ba 1670 #define LCD_WF_WF29_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1671 #define LCD_WF_WF29_SHIFT 8
bogdanm 73:1efda918f0ba 1672 #define LCD_WF_WF29(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF29_SHIFT))&LCD_WF_WF29_MASK)
bogdanm 73:1efda918f0ba 1673 #define LCD_WF_WF33_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1674 #define LCD_WF_WF33_SHIFT 8
bogdanm 73:1efda918f0ba 1675 #define LCD_WF_WF33(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF33_SHIFT))&LCD_WF_WF33_MASK)
bogdanm 73:1efda918f0ba 1676 #define LCD_WF_WF21_MASK 0xFF00u
bogdanm 73:1efda918f0ba 1677 #define LCD_WF_WF21_SHIFT 8
bogdanm 73:1efda918f0ba 1678 #define LCD_WF_WF21(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF21_SHIFT))&LCD_WF_WF21_MASK)
bogdanm 73:1efda918f0ba 1679 #define LCD_WF_WF26_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1680 #define LCD_WF_WF26_SHIFT 16
bogdanm 73:1efda918f0ba 1681 #define LCD_WF_WF26(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF26_SHIFT))&LCD_WF_WF26_MASK)
bogdanm 73:1efda918f0ba 1682 #define LCD_WF_WF46_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1683 #define LCD_WF_WF46_SHIFT 16
bogdanm 73:1efda918f0ba 1684 #define LCD_WF_WF46(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF46_SHIFT))&LCD_WF_WF46_MASK)
bogdanm 73:1efda918f0ba 1685 #define LCD_WF_WF6_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1686 #define LCD_WF_WF6_SHIFT 16
bogdanm 73:1efda918f0ba 1687 #define LCD_WF_WF6(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF6_SHIFT))&LCD_WF_WF6_MASK)
bogdanm 73:1efda918f0ba 1688 #define LCD_WF_WF42_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1689 #define LCD_WF_WF42_SHIFT 16
bogdanm 73:1efda918f0ba 1690 #define LCD_WF_WF42(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF42_SHIFT))&LCD_WF_WF42_MASK)
bogdanm 73:1efda918f0ba 1691 #define LCD_WF_WF18_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1692 #define LCD_WF_WF18_SHIFT 16
bogdanm 73:1efda918f0ba 1693 #define LCD_WF_WF18(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF18_SHIFT))&LCD_WF_WF18_MASK)
bogdanm 73:1efda918f0ba 1694 #define LCD_WF_WF38_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1695 #define LCD_WF_WF38_SHIFT 16
bogdanm 73:1efda918f0ba 1696 #define LCD_WF_WF38(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF38_SHIFT))&LCD_WF_WF38_MASK)
bogdanm 73:1efda918f0ba 1697 #define LCD_WF_WF22_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1698 #define LCD_WF_WF22_SHIFT 16
bogdanm 73:1efda918f0ba 1699 #define LCD_WF_WF22(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF22_SHIFT))&LCD_WF_WF22_MASK)
bogdanm 73:1efda918f0ba 1700 #define LCD_WF_WF34_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1701 #define LCD_WF_WF34_SHIFT 16
bogdanm 73:1efda918f0ba 1702 #define LCD_WF_WF34(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF34_SHIFT))&LCD_WF_WF34_MASK)
bogdanm 73:1efda918f0ba 1703 #define LCD_WF_WF50_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1704 #define LCD_WF_WF50_SHIFT 16
bogdanm 73:1efda918f0ba 1705 #define LCD_WF_WF50(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF50_SHIFT))&LCD_WF_WF50_MASK)
bogdanm 73:1efda918f0ba 1706 #define LCD_WF_WF14_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1707 #define LCD_WF_WF14_SHIFT 16
bogdanm 73:1efda918f0ba 1708 #define LCD_WF_WF14(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF14_SHIFT))&LCD_WF_WF14_MASK)
bogdanm 73:1efda918f0ba 1709 #define LCD_WF_WF54_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1710 #define LCD_WF_WF54_SHIFT 16
bogdanm 73:1efda918f0ba 1711 #define LCD_WF_WF54(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF54_SHIFT))&LCD_WF_WF54_MASK)
bogdanm 73:1efda918f0ba 1712 #define LCD_WF_WF2_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1713 #define LCD_WF_WF2_SHIFT 16
bogdanm 73:1efda918f0ba 1714 #define LCD_WF_WF2(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF2_SHIFT))&LCD_WF_WF2_MASK)
bogdanm 73:1efda918f0ba 1715 #define LCD_WF_WF58_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1716 #define LCD_WF_WF58_SHIFT 16
bogdanm 73:1efda918f0ba 1717 #define LCD_WF_WF58(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF58_SHIFT))&LCD_WF_WF58_MASK)
bogdanm 73:1efda918f0ba 1718 #define LCD_WF_WF30_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1719 #define LCD_WF_WF30_SHIFT 16
bogdanm 73:1efda918f0ba 1720 #define LCD_WF_WF30(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF30_SHIFT))&LCD_WF_WF30_MASK)
bogdanm 73:1efda918f0ba 1721 #define LCD_WF_WF62_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1722 #define LCD_WF_WF62_SHIFT 16
bogdanm 73:1efda918f0ba 1723 #define LCD_WF_WF62(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF62_SHIFT))&LCD_WF_WF62_MASK)
bogdanm 73:1efda918f0ba 1724 #define LCD_WF_WF10_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 1725 #define LCD_WF_WF10_SHIFT 16
bogdanm 73:1efda918f0ba 1726 #define LCD_WF_WF10(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF10_SHIFT))&LCD_WF_WF10_MASK)
bogdanm 73:1efda918f0ba 1727 #define LCD_WF_WF63_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1728 #define LCD_WF_WF63_SHIFT 24
bogdanm 73:1efda918f0ba 1729 #define LCD_WF_WF63(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF63_SHIFT))&LCD_WF_WF63_MASK)
bogdanm 73:1efda918f0ba 1730 #define LCD_WF_WF59_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1731 #define LCD_WF_WF59_SHIFT 24
bogdanm 73:1efda918f0ba 1732 #define LCD_WF_WF59(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF59_SHIFT))&LCD_WF_WF59_MASK)
bogdanm 73:1efda918f0ba 1733 #define LCD_WF_WF55_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1734 #define LCD_WF_WF55_SHIFT 24
bogdanm 73:1efda918f0ba 1735 #define LCD_WF_WF55(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF55_SHIFT))&LCD_WF_WF55_MASK)
bogdanm 73:1efda918f0ba 1736 #define LCD_WF_WF3_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1737 #define LCD_WF_WF3_SHIFT 24
bogdanm 73:1efda918f0ba 1738 #define LCD_WF_WF3(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF3_SHIFT))&LCD_WF_WF3_MASK)
bogdanm 73:1efda918f0ba 1739 #define LCD_WF_WF51_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1740 #define LCD_WF_WF51_SHIFT 24
bogdanm 73:1efda918f0ba 1741 #define LCD_WF_WF51(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF51_SHIFT))&LCD_WF_WF51_MASK)
bogdanm 73:1efda918f0ba 1742 #define LCD_WF_WF47_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1743 #define LCD_WF_WF47_SHIFT 24
bogdanm 73:1efda918f0ba 1744 #define LCD_WF_WF47(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF47_SHIFT))&LCD_WF_WF47_MASK)
bogdanm 73:1efda918f0ba 1745 #define LCD_WF_WF43_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1746 #define LCD_WF_WF43_SHIFT 24
bogdanm 73:1efda918f0ba 1747 #define LCD_WF_WF43(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF43_SHIFT))&LCD_WF_WF43_MASK)
bogdanm 73:1efda918f0ba 1748 #define LCD_WF_WF7_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1749 #define LCD_WF_WF7_SHIFT 24
bogdanm 73:1efda918f0ba 1750 #define LCD_WF_WF7(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF7_SHIFT))&LCD_WF_WF7_MASK)
bogdanm 73:1efda918f0ba 1751 #define LCD_WF_WF39_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1752 #define LCD_WF_WF39_SHIFT 24
bogdanm 73:1efda918f0ba 1753 #define LCD_WF_WF39(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF39_SHIFT))&LCD_WF_WF39_MASK)
bogdanm 73:1efda918f0ba 1754 #define LCD_WF_WF35_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1755 #define LCD_WF_WF35_SHIFT 24
bogdanm 73:1efda918f0ba 1756 #define LCD_WF_WF35(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF35_SHIFT))&LCD_WF_WF35_MASK)
bogdanm 73:1efda918f0ba 1757 #define LCD_WF_WF31_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1758 #define LCD_WF_WF31_SHIFT 24
bogdanm 73:1efda918f0ba 1759 #define LCD_WF_WF31(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF31_SHIFT))&LCD_WF_WF31_MASK)
bogdanm 73:1efda918f0ba 1760 #define LCD_WF_WF11_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1761 #define LCD_WF_WF11_SHIFT 24
bogdanm 73:1efda918f0ba 1762 #define LCD_WF_WF11(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF11_SHIFT))&LCD_WF_WF11_MASK)
bogdanm 73:1efda918f0ba 1763 #define LCD_WF_WF27_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1764 #define LCD_WF_WF27_SHIFT 24
bogdanm 73:1efda918f0ba 1765 #define LCD_WF_WF27(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF27_SHIFT))&LCD_WF_WF27_MASK)
bogdanm 73:1efda918f0ba 1766 #define LCD_WF_WF23_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1767 #define LCD_WF_WF23_SHIFT 24
bogdanm 73:1efda918f0ba 1768 #define LCD_WF_WF23(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF23_SHIFT))&LCD_WF_WF23_MASK)
bogdanm 73:1efda918f0ba 1769 #define LCD_WF_WF19_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1770 #define LCD_WF_WF19_SHIFT 24
bogdanm 73:1efda918f0ba 1771 #define LCD_WF_WF19(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF19_SHIFT))&LCD_WF_WF19_MASK)
bogdanm 73:1efda918f0ba 1772 #define LCD_WF_WF15_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 1773 #define LCD_WF_WF15_SHIFT 24
bogdanm 73:1efda918f0ba 1774 #define LCD_WF_WF15(x) (((uint32_t)(((uint32_t)(x))<<LCD_WF_WF15_SHIFT))&LCD_WF_WF15_MASK)
bogdanm 73:1efda918f0ba 1775 /* WF8B Bit Fields */
bogdanm 73:1efda918f0ba 1776 #define LCD_WF8B_BPALCD0_MASK 0x1u
bogdanm 73:1efda918f0ba 1777 #define LCD_WF8B_BPALCD0_SHIFT 0
bogdanm 73:1efda918f0ba 1778 #define LCD_WF8B_BPALCD63_MASK 0x1u
bogdanm 73:1efda918f0ba 1779 #define LCD_WF8B_BPALCD63_SHIFT 0
bogdanm 73:1efda918f0ba 1780 #define LCD_WF8B_BPALCD62_MASK 0x1u
bogdanm 73:1efda918f0ba 1781 #define LCD_WF8B_BPALCD62_SHIFT 0
bogdanm 73:1efda918f0ba 1782 #define LCD_WF8B_BPALCD61_MASK 0x1u
bogdanm 73:1efda918f0ba 1783 #define LCD_WF8B_BPALCD61_SHIFT 0
bogdanm 73:1efda918f0ba 1784 #define LCD_WF8B_BPALCD60_MASK 0x1u
bogdanm 73:1efda918f0ba 1785 #define LCD_WF8B_BPALCD60_SHIFT 0
bogdanm 73:1efda918f0ba 1786 #define LCD_WF8B_BPALCD59_MASK 0x1u
bogdanm 73:1efda918f0ba 1787 #define LCD_WF8B_BPALCD59_SHIFT 0
bogdanm 73:1efda918f0ba 1788 #define LCD_WF8B_BPALCD58_MASK 0x1u
bogdanm 73:1efda918f0ba 1789 #define LCD_WF8B_BPALCD58_SHIFT 0
bogdanm 73:1efda918f0ba 1790 #define LCD_WF8B_BPALCD57_MASK 0x1u
bogdanm 73:1efda918f0ba 1791 #define LCD_WF8B_BPALCD57_SHIFT 0
bogdanm 73:1efda918f0ba 1792 #define LCD_WF8B_BPALCD1_MASK 0x1u
bogdanm 73:1efda918f0ba 1793 #define LCD_WF8B_BPALCD1_SHIFT 0
bogdanm 73:1efda918f0ba 1794 #define LCD_WF8B_BPALCD56_MASK 0x1u
bogdanm 73:1efda918f0ba 1795 #define LCD_WF8B_BPALCD56_SHIFT 0
bogdanm 73:1efda918f0ba 1796 #define LCD_WF8B_BPALCD55_MASK 0x1u
bogdanm 73:1efda918f0ba 1797 #define LCD_WF8B_BPALCD55_SHIFT 0
bogdanm 73:1efda918f0ba 1798 #define LCD_WF8B_BPALCD54_MASK 0x1u
bogdanm 73:1efda918f0ba 1799 #define LCD_WF8B_BPALCD54_SHIFT 0
bogdanm 73:1efda918f0ba 1800 #define LCD_WF8B_BPALCD53_MASK 0x1u
bogdanm 73:1efda918f0ba 1801 #define LCD_WF8B_BPALCD53_SHIFT 0
bogdanm 73:1efda918f0ba 1802 #define LCD_WF8B_BPALCD52_MASK 0x1u
bogdanm 73:1efda918f0ba 1803 #define LCD_WF8B_BPALCD52_SHIFT 0
bogdanm 73:1efda918f0ba 1804 #define LCD_WF8B_BPALCD51_MASK 0x1u
bogdanm 73:1efda918f0ba 1805 #define LCD_WF8B_BPALCD51_SHIFT 0
bogdanm 73:1efda918f0ba 1806 #define LCD_WF8B_BPALCD50_MASK 0x1u
bogdanm 73:1efda918f0ba 1807 #define LCD_WF8B_BPALCD50_SHIFT 0
bogdanm 73:1efda918f0ba 1808 #define LCD_WF8B_BPALCD2_MASK 0x1u
bogdanm 73:1efda918f0ba 1809 #define LCD_WF8B_BPALCD2_SHIFT 0
bogdanm 73:1efda918f0ba 1810 #define LCD_WF8B_BPALCD49_MASK 0x1u
bogdanm 73:1efda918f0ba 1811 #define LCD_WF8B_BPALCD49_SHIFT 0
bogdanm 73:1efda918f0ba 1812 #define LCD_WF8B_BPALCD48_MASK 0x1u
bogdanm 73:1efda918f0ba 1813 #define LCD_WF8B_BPALCD48_SHIFT 0
bogdanm 73:1efda918f0ba 1814 #define LCD_WF8B_BPALCD47_MASK 0x1u
bogdanm 73:1efda918f0ba 1815 #define LCD_WF8B_BPALCD47_SHIFT 0
bogdanm 73:1efda918f0ba 1816 #define LCD_WF8B_BPALCD46_MASK 0x1u
bogdanm 73:1efda918f0ba 1817 #define LCD_WF8B_BPALCD46_SHIFT 0
bogdanm 73:1efda918f0ba 1818 #define LCD_WF8B_BPALCD45_MASK 0x1u
bogdanm 73:1efda918f0ba 1819 #define LCD_WF8B_BPALCD45_SHIFT 0
bogdanm 73:1efda918f0ba 1820 #define LCD_WF8B_BPALCD44_MASK 0x1u
bogdanm 73:1efda918f0ba 1821 #define LCD_WF8B_BPALCD44_SHIFT 0
bogdanm 73:1efda918f0ba 1822 #define LCD_WF8B_BPALCD43_MASK 0x1u
bogdanm 73:1efda918f0ba 1823 #define LCD_WF8B_BPALCD43_SHIFT 0
bogdanm 73:1efda918f0ba 1824 #define LCD_WF8B_BPALCD3_MASK 0x1u
bogdanm 73:1efda918f0ba 1825 #define LCD_WF8B_BPALCD3_SHIFT 0
bogdanm 73:1efda918f0ba 1826 #define LCD_WF8B_BPALCD42_MASK 0x1u
bogdanm 73:1efda918f0ba 1827 #define LCD_WF8B_BPALCD42_SHIFT 0
bogdanm 73:1efda918f0ba 1828 #define LCD_WF8B_BPALCD41_MASK 0x1u
bogdanm 73:1efda918f0ba 1829 #define LCD_WF8B_BPALCD41_SHIFT 0
bogdanm 73:1efda918f0ba 1830 #define LCD_WF8B_BPALCD40_MASK 0x1u
bogdanm 73:1efda918f0ba 1831 #define LCD_WF8B_BPALCD40_SHIFT 0
bogdanm 73:1efda918f0ba 1832 #define LCD_WF8B_BPALCD39_MASK 0x1u
bogdanm 73:1efda918f0ba 1833 #define LCD_WF8B_BPALCD39_SHIFT 0
bogdanm 73:1efda918f0ba 1834 #define LCD_WF8B_BPALCD38_MASK 0x1u
bogdanm 73:1efda918f0ba 1835 #define LCD_WF8B_BPALCD38_SHIFT 0
bogdanm 73:1efda918f0ba 1836 #define LCD_WF8B_BPALCD37_MASK 0x1u
bogdanm 73:1efda918f0ba 1837 #define LCD_WF8B_BPALCD37_SHIFT 0
bogdanm 73:1efda918f0ba 1838 #define LCD_WF8B_BPALCD36_MASK 0x1u
bogdanm 73:1efda918f0ba 1839 #define LCD_WF8B_BPALCD36_SHIFT 0
bogdanm 73:1efda918f0ba 1840 #define LCD_WF8B_BPALCD4_MASK 0x1u
bogdanm 73:1efda918f0ba 1841 #define LCD_WF8B_BPALCD4_SHIFT 0
bogdanm 73:1efda918f0ba 1842 #define LCD_WF8B_BPALCD35_MASK 0x1u
bogdanm 73:1efda918f0ba 1843 #define LCD_WF8B_BPALCD35_SHIFT 0
bogdanm 73:1efda918f0ba 1844 #define LCD_WF8B_BPALCD34_MASK 0x1u
bogdanm 73:1efda918f0ba 1845 #define LCD_WF8B_BPALCD34_SHIFT 0
bogdanm 73:1efda918f0ba 1846 #define LCD_WF8B_BPALCD33_MASK 0x1u
bogdanm 73:1efda918f0ba 1847 #define LCD_WF8B_BPALCD33_SHIFT 0
bogdanm 73:1efda918f0ba 1848 #define LCD_WF8B_BPALCD32_MASK 0x1u
bogdanm 73:1efda918f0ba 1849 #define LCD_WF8B_BPALCD32_SHIFT 0
bogdanm 73:1efda918f0ba 1850 #define LCD_WF8B_BPALCD31_MASK 0x1u
bogdanm 73:1efda918f0ba 1851 #define LCD_WF8B_BPALCD31_SHIFT 0
bogdanm 73:1efda918f0ba 1852 #define LCD_WF8B_BPALCD30_MASK 0x1u
bogdanm 73:1efda918f0ba 1853 #define LCD_WF8B_BPALCD30_SHIFT 0
bogdanm 73:1efda918f0ba 1854 #define LCD_WF8B_BPALCD29_MASK 0x1u
bogdanm 73:1efda918f0ba 1855 #define LCD_WF8B_BPALCD29_SHIFT 0
bogdanm 73:1efda918f0ba 1856 #define LCD_WF8B_BPALCD5_MASK 0x1u
bogdanm 73:1efda918f0ba 1857 #define LCD_WF8B_BPALCD5_SHIFT 0
bogdanm 73:1efda918f0ba 1858 #define LCD_WF8B_BPALCD28_MASK 0x1u
bogdanm 73:1efda918f0ba 1859 #define LCD_WF8B_BPALCD28_SHIFT 0
bogdanm 73:1efda918f0ba 1860 #define LCD_WF8B_BPALCD27_MASK 0x1u
bogdanm 73:1efda918f0ba 1861 #define LCD_WF8B_BPALCD27_SHIFT 0
bogdanm 73:1efda918f0ba 1862 #define LCD_WF8B_BPALCD26_MASK 0x1u
bogdanm 73:1efda918f0ba 1863 #define LCD_WF8B_BPALCD26_SHIFT 0
bogdanm 73:1efda918f0ba 1864 #define LCD_WF8B_BPALCD25_MASK 0x1u
bogdanm 73:1efda918f0ba 1865 #define LCD_WF8B_BPALCD25_SHIFT 0
bogdanm 73:1efda918f0ba 1866 #define LCD_WF8B_BPALCD24_MASK 0x1u
bogdanm 73:1efda918f0ba 1867 #define LCD_WF8B_BPALCD24_SHIFT 0
bogdanm 73:1efda918f0ba 1868 #define LCD_WF8B_BPALCD23_MASK 0x1u
bogdanm 73:1efda918f0ba 1869 #define LCD_WF8B_BPALCD23_SHIFT 0
bogdanm 73:1efda918f0ba 1870 #define LCD_WF8B_BPALCD22_MASK 0x1u
bogdanm 73:1efda918f0ba 1871 #define LCD_WF8B_BPALCD22_SHIFT 0
bogdanm 73:1efda918f0ba 1872 #define LCD_WF8B_BPALCD6_MASK 0x1u
bogdanm 73:1efda918f0ba 1873 #define LCD_WF8B_BPALCD6_SHIFT 0
bogdanm 73:1efda918f0ba 1874 #define LCD_WF8B_BPALCD21_MASK 0x1u
bogdanm 73:1efda918f0ba 1875 #define LCD_WF8B_BPALCD21_SHIFT 0
bogdanm 73:1efda918f0ba 1876 #define LCD_WF8B_BPALCD20_MASK 0x1u
bogdanm 73:1efda918f0ba 1877 #define LCD_WF8B_BPALCD20_SHIFT 0
bogdanm 73:1efda918f0ba 1878 #define LCD_WF8B_BPALCD19_MASK 0x1u
bogdanm 73:1efda918f0ba 1879 #define LCD_WF8B_BPALCD19_SHIFT 0
bogdanm 73:1efda918f0ba 1880 #define LCD_WF8B_BPALCD18_MASK 0x1u
bogdanm 73:1efda918f0ba 1881 #define LCD_WF8B_BPALCD18_SHIFT 0
bogdanm 73:1efda918f0ba 1882 #define LCD_WF8B_BPALCD17_MASK 0x1u
bogdanm 73:1efda918f0ba 1883 #define LCD_WF8B_BPALCD17_SHIFT 0
bogdanm 73:1efda918f0ba 1884 #define LCD_WF8B_BPALCD16_MASK 0x1u
bogdanm 73:1efda918f0ba 1885 #define LCD_WF8B_BPALCD16_SHIFT 0
bogdanm 73:1efda918f0ba 1886 #define LCD_WF8B_BPALCD15_MASK 0x1u
bogdanm 73:1efda918f0ba 1887 #define LCD_WF8B_BPALCD15_SHIFT 0
bogdanm 73:1efda918f0ba 1888 #define LCD_WF8B_BPALCD7_MASK 0x1u
bogdanm 73:1efda918f0ba 1889 #define LCD_WF8B_BPALCD7_SHIFT 0
bogdanm 73:1efda918f0ba 1890 #define LCD_WF8B_BPALCD14_MASK 0x1u
bogdanm 73:1efda918f0ba 1891 #define LCD_WF8B_BPALCD14_SHIFT 0
bogdanm 73:1efda918f0ba 1892 #define LCD_WF8B_BPALCD13_MASK 0x1u
bogdanm 73:1efda918f0ba 1893 #define LCD_WF8B_BPALCD13_SHIFT 0
bogdanm 73:1efda918f0ba 1894 #define LCD_WF8B_BPALCD12_MASK 0x1u
bogdanm 73:1efda918f0ba 1895 #define LCD_WF8B_BPALCD12_SHIFT 0
bogdanm 73:1efda918f0ba 1896 #define LCD_WF8B_BPALCD11_MASK 0x1u
bogdanm 73:1efda918f0ba 1897 #define LCD_WF8B_BPALCD11_SHIFT 0
bogdanm 73:1efda918f0ba 1898 #define LCD_WF8B_BPALCD10_MASK 0x1u
bogdanm 73:1efda918f0ba 1899 #define LCD_WF8B_BPALCD10_SHIFT 0
bogdanm 73:1efda918f0ba 1900 #define LCD_WF8B_BPALCD9_MASK 0x1u
bogdanm 73:1efda918f0ba 1901 #define LCD_WF8B_BPALCD9_SHIFT 0
bogdanm 73:1efda918f0ba 1902 #define LCD_WF8B_BPALCD8_MASK 0x1u
bogdanm 73:1efda918f0ba 1903 #define LCD_WF8B_BPALCD8_SHIFT 0
bogdanm 73:1efda918f0ba 1904 #define LCD_WF8B_BPBLCD1_MASK 0x2u
bogdanm 73:1efda918f0ba 1905 #define LCD_WF8B_BPBLCD1_SHIFT 1
bogdanm 73:1efda918f0ba 1906 #define LCD_WF8B_BPBLCD32_MASK 0x2u
bogdanm 73:1efda918f0ba 1907 #define LCD_WF8B_BPBLCD32_SHIFT 1
bogdanm 73:1efda918f0ba 1908 #define LCD_WF8B_BPBLCD30_MASK 0x2u
bogdanm 73:1efda918f0ba 1909 #define LCD_WF8B_BPBLCD30_SHIFT 1
bogdanm 73:1efda918f0ba 1910 #define LCD_WF8B_BPBLCD60_MASK 0x2u
bogdanm 73:1efda918f0ba 1911 #define LCD_WF8B_BPBLCD60_SHIFT 1
bogdanm 73:1efda918f0ba 1912 #define LCD_WF8B_BPBLCD24_MASK 0x2u
bogdanm 73:1efda918f0ba 1913 #define LCD_WF8B_BPBLCD24_SHIFT 1
bogdanm 73:1efda918f0ba 1914 #define LCD_WF8B_BPBLCD28_MASK 0x2u
bogdanm 73:1efda918f0ba 1915 #define LCD_WF8B_BPBLCD28_SHIFT 1
bogdanm 73:1efda918f0ba 1916 #define LCD_WF8B_BPBLCD23_MASK 0x2u
bogdanm 73:1efda918f0ba 1917 #define LCD_WF8B_BPBLCD23_SHIFT 1
bogdanm 73:1efda918f0ba 1918 #define LCD_WF8B_BPBLCD48_MASK 0x2u
bogdanm 73:1efda918f0ba 1919 #define LCD_WF8B_BPBLCD48_SHIFT 1
bogdanm 73:1efda918f0ba 1920 #define LCD_WF8B_BPBLCD10_MASK 0x2u
bogdanm 73:1efda918f0ba 1921 #define LCD_WF8B_BPBLCD10_SHIFT 1
bogdanm 73:1efda918f0ba 1922 #define LCD_WF8B_BPBLCD15_MASK 0x2u
bogdanm 73:1efda918f0ba 1923 #define LCD_WF8B_BPBLCD15_SHIFT 1
bogdanm 73:1efda918f0ba 1924 #define LCD_WF8B_BPBLCD36_MASK 0x2u
bogdanm 73:1efda918f0ba 1925 #define LCD_WF8B_BPBLCD36_SHIFT 1
bogdanm 73:1efda918f0ba 1926 #define LCD_WF8B_BPBLCD44_MASK 0x2u
bogdanm 73:1efda918f0ba 1927 #define LCD_WF8B_BPBLCD44_SHIFT 1
bogdanm 73:1efda918f0ba 1928 #define LCD_WF8B_BPBLCD62_MASK 0x2u
bogdanm 73:1efda918f0ba 1929 #define LCD_WF8B_BPBLCD62_SHIFT 1
bogdanm 73:1efda918f0ba 1930 #define LCD_WF8B_BPBLCD53_MASK 0x2u
bogdanm 73:1efda918f0ba 1931 #define LCD_WF8B_BPBLCD53_SHIFT 1
bogdanm 73:1efda918f0ba 1932 #define LCD_WF8B_BPBLCD22_MASK 0x2u
bogdanm 73:1efda918f0ba 1933 #define LCD_WF8B_BPBLCD22_SHIFT 1
bogdanm 73:1efda918f0ba 1934 #define LCD_WF8B_BPBLCD47_MASK 0x2u
bogdanm 73:1efda918f0ba 1935 #define LCD_WF8B_BPBLCD47_SHIFT 1
bogdanm 73:1efda918f0ba 1936 #define LCD_WF8B_BPBLCD33_MASK 0x2u
bogdanm 73:1efda918f0ba 1937 #define LCD_WF8B_BPBLCD33_SHIFT 1
bogdanm 73:1efda918f0ba 1938 #define LCD_WF8B_BPBLCD2_MASK 0x2u
bogdanm 73:1efda918f0ba 1939 #define LCD_WF8B_BPBLCD2_SHIFT 1
bogdanm 73:1efda918f0ba 1940 #define LCD_WF8B_BPBLCD49_MASK 0x2u
bogdanm 73:1efda918f0ba 1941 #define LCD_WF8B_BPBLCD49_SHIFT 1
bogdanm 73:1efda918f0ba 1942 #define LCD_WF8B_BPBLCD0_MASK 0x2u
bogdanm 73:1efda918f0ba 1943 #define LCD_WF8B_BPBLCD0_SHIFT 1
bogdanm 73:1efda918f0ba 1944 #define LCD_WF8B_BPBLCD55_MASK 0x2u
bogdanm 73:1efda918f0ba 1945 #define LCD_WF8B_BPBLCD55_SHIFT 1
bogdanm 73:1efda918f0ba 1946 #define LCD_WF8B_BPBLCD56_MASK 0x2u
bogdanm 73:1efda918f0ba 1947 #define LCD_WF8B_BPBLCD56_SHIFT 1
bogdanm 73:1efda918f0ba 1948 #define LCD_WF8B_BPBLCD21_MASK 0x2u
bogdanm 73:1efda918f0ba 1949 #define LCD_WF8B_BPBLCD21_SHIFT 1
bogdanm 73:1efda918f0ba 1950 #define LCD_WF8B_BPBLCD6_MASK 0x2u
bogdanm 73:1efda918f0ba 1951 #define LCD_WF8B_BPBLCD6_SHIFT 1
bogdanm 73:1efda918f0ba 1952 #define LCD_WF8B_BPBLCD29_MASK 0x2u
bogdanm 73:1efda918f0ba 1953 #define LCD_WF8B_BPBLCD29_SHIFT 1
bogdanm 73:1efda918f0ba 1954 #define LCD_WF8B_BPBLCD25_MASK 0x2u
bogdanm 73:1efda918f0ba 1955 #define LCD_WF8B_BPBLCD25_SHIFT 1
bogdanm 73:1efda918f0ba 1956 #define LCD_WF8B_BPBLCD8_MASK 0x2u
bogdanm 73:1efda918f0ba 1957 #define LCD_WF8B_BPBLCD8_SHIFT 1
bogdanm 73:1efda918f0ba 1958 #define LCD_WF8B_BPBLCD54_MASK 0x2u
bogdanm 73:1efda918f0ba 1959 #define LCD_WF8B_BPBLCD54_SHIFT 1
bogdanm 73:1efda918f0ba 1960 #define LCD_WF8B_BPBLCD38_MASK 0x2u
bogdanm 73:1efda918f0ba 1961 #define LCD_WF8B_BPBLCD38_SHIFT 1
bogdanm 73:1efda918f0ba 1962 #define LCD_WF8B_BPBLCD43_MASK 0x2u
bogdanm 73:1efda918f0ba 1963 #define LCD_WF8B_BPBLCD43_SHIFT 1
bogdanm 73:1efda918f0ba 1964 #define LCD_WF8B_BPBLCD20_MASK 0x2u
bogdanm 73:1efda918f0ba 1965 #define LCD_WF8B_BPBLCD20_SHIFT 1
bogdanm 73:1efda918f0ba 1966 #define LCD_WF8B_BPBLCD9_MASK 0x2u
bogdanm 73:1efda918f0ba 1967 #define LCD_WF8B_BPBLCD9_SHIFT 1
bogdanm 73:1efda918f0ba 1968 #define LCD_WF8B_BPBLCD7_MASK 0x2u
bogdanm 73:1efda918f0ba 1969 #define LCD_WF8B_BPBLCD7_SHIFT 1
bogdanm 73:1efda918f0ba 1970 #define LCD_WF8B_BPBLCD50_MASK 0x2u
bogdanm 73:1efda918f0ba 1971 #define LCD_WF8B_BPBLCD50_SHIFT 1
bogdanm 73:1efda918f0ba 1972 #define LCD_WF8B_BPBLCD40_MASK 0x2u
bogdanm 73:1efda918f0ba 1973 #define LCD_WF8B_BPBLCD40_SHIFT 1
bogdanm 73:1efda918f0ba 1974 #define LCD_WF8B_BPBLCD63_MASK 0x2u
bogdanm 73:1efda918f0ba 1975 #define LCD_WF8B_BPBLCD63_SHIFT 1
bogdanm 73:1efda918f0ba 1976 #define LCD_WF8B_BPBLCD26_MASK 0x2u
bogdanm 73:1efda918f0ba 1977 #define LCD_WF8B_BPBLCD26_SHIFT 1
bogdanm 73:1efda918f0ba 1978 #define LCD_WF8B_BPBLCD12_MASK 0x2u
bogdanm 73:1efda918f0ba 1979 #define LCD_WF8B_BPBLCD12_SHIFT 1
bogdanm 73:1efda918f0ba 1980 #define LCD_WF8B_BPBLCD19_MASK 0x2u
bogdanm 73:1efda918f0ba 1981 #define LCD_WF8B_BPBLCD19_SHIFT 1
bogdanm 73:1efda918f0ba 1982 #define LCD_WF8B_BPBLCD34_MASK 0x2u
bogdanm 73:1efda918f0ba 1983 #define LCD_WF8B_BPBLCD34_SHIFT 1
bogdanm 73:1efda918f0ba 1984 #define LCD_WF8B_BPBLCD39_MASK 0x2u
bogdanm 73:1efda918f0ba 1985 #define LCD_WF8B_BPBLCD39_SHIFT 1
bogdanm 73:1efda918f0ba 1986 #define LCD_WF8B_BPBLCD59_MASK 0x2u
bogdanm 73:1efda918f0ba 1987 #define LCD_WF8B_BPBLCD59_SHIFT 1
bogdanm 73:1efda918f0ba 1988 #define LCD_WF8B_BPBLCD61_MASK 0x2u
bogdanm 73:1efda918f0ba 1989 #define LCD_WF8B_BPBLCD61_SHIFT 1
bogdanm 73:1efda918f0ba 1990 #define LCD_WF8B_BPBLCD37_MASK 0x2u
bogdanm 73:1efda918f0ba 1991 #define LCD_WF8B_BPBLCD37_SHIFT 1
bogdanm 73:1efda918f0ba 1992 #define LCD_WF8B_BPBLCD31_MASK 0x2u
bogdanm 73:1efda918f0ba 1993 #define LCD_WF8B_BPBLCD31_SHIFT 1
bogdanm 73:1efda918f0ba 1994 #define LCD_WF8B_BPBLCD58_MASK 0x2u
bogdanm 73:1efda918f0ba 1995 #define LCD_WF8B_BPBLCD58_SHIFT 1
bogdanm 73:1efda918f0ba 1996 #define LCD_WF8B_BPBLCD18_MASK 0x2u
bogdanm 73:1efda918f0ba 1997 #define LCD_WF8B_BPBLCD18_SHIFT 1
bogdanm 73:1efda918f0ba 1998 #define LCD_WF8B_BPBLCD45_MASK 0x2u
bogdanm 73:1efda918f0ba 1999 #define LCD_WF8B_BPBLCD45_SHIFT 1
bogdanm 73:1efda918f0ba 2000 #define LCD_WF8B_BPBLCD27_MASK 0x2u
bogdanm 73:1efda918f0ba 2001 #define LCD_WF8B_BPBLCD27_SHIFT 1
bogdanm 73:1efda918f0ba 2002 #define LCD_WF8B_BPBLCD14_MASK 0x2u
bogdanm 73:1efda918f0ba 2003 #define LCD_WF8B_BPBLCD14_SHIFT 1
bogdanm 73:1efda918f0ba 2004 #define LCD_WF8B_BPBLCD51_MASK 0x2u
bogdanm 73:1efda918f0ba 2005 #define LCD_WF8B_BPBLCD51_SHIFT 1
bogdanm 73:1efda918f0ba 2006 #define LCD_WF8B_BPBLCD52_MASK 0x2u
bogdanm 73:1efda918f0ba 2007 #define LCD_WF8B_BPBLCD52_SHIFT 1
bogdanm 73:1efda918f0ba 2008 #define LCD_WF8B_BPBLCD4_MASK 0x2u
bogdanm 73:1efda918f0ba 2009 #define LCD_WF8B_BPBLCD4_SHIFT 1
bogdanm 73:1efda918f0ba 2010 #define LCD_WF8B_BPBLCD35_MASK 0x2u
bogdanm 73:1efda918f0ba 2011 #define LCD_WF8B_BPBLCD35_SHIFT 1
bogdanm 73:1efda918f0ba 2012 #define LCD_WF8B_BPBLCD17_MASK 0x2u
bogdanm 73:1efda918f0ba 2013 #define LCD_WF8B_BPBLCD17_SHIFT 1
bogdanm 73:1efda918f0ba 2014 #define LCD_WF8B_BPBLCD41_MASK 0x2u
bogdanm 73:1efda918f0ba 2015 #define LCD_WF8B_BPBLCD41_SHIFT 1
bogdanm 73:1efda918f0ba 2016 #define LCD_WF8B_BPBLCD11_MASK 0x2u
bogdanm 73:1efda918f0ba 2017 #define LCD_WF8B_BPBLCD11_SHIFT 1
bogdanm 73:1efda918f0ba 2018 #define LCD_WF8B_BPBLCD46_MASK 0x2u
bogdanm 73:1efda918f0ba 2019 #define LCD_WF8B_BPBLCD46_SHIFT 1
bogdanm 73:1efda918f0ba 2020 #define LCD_WF8B_BPBLCD57_MASK 0x2u
bogdanm 73:1efda918f0ba 2021 #define LCD_WF8B_BPBLCD57_SHIFT 1
bogdanm 73:1efda918f0ba 2022 #define LCD_WF8B_BPBLCD42_MASK 0x2u
bogdanm 73:1efda918f0ba 2023 #define LCD_WF8B_BPBLCD42_SHIFT 1
bogdanm 73:1efda918f0ba 2024 #define LCD_WF8B_BPBLCD5_MASK 0x2u
bogdanm 73:1efda918f0ba 2025 #define LCD_WF8B_BPBLCD5_SHIFT 1
bogdanm 73:1efda918f0ba 2026 #define LCD_WF8B_BPBLCD3_MASK 0x2u
bogdanm 73:1efda918f0ba 2027 #define LCD_WF8B_BPBLCD3_SHIFT 1
bogdanm 73:1efda918f0ba 2028 #define LCD_WF8B_BPBLCD16_MASK 0x2u
bogdanm 73:1efda918f0ba 2029 #define LCD_WF8B_BPBLCD16_SHIFT 1
bogdanm 73:1efda918f0ba 2030 #define LCD_WF8B_BPBLCD13_MASK 0x2u
bogdanm 73:1efda918f0ba 2031 #define LCD_WF8B_BPBLCD13_SHIFT 1
bogdanm 73:1efda918f0ba 2032 #define LCD_WF8B_BPCLCD10_MASK 0x4u
bogdanm 73:1efda918f0ba 2033 #define LCD_WF8B_BPCLCD10_SHIFT 2
bogdanm 73:1efda918f0ba 2034 #define LCD_WF8B_BPCLCD55_MASK 0x4u
bogdanm 73:1efda918f0ba 2035 #define LCD_WF8B_BPCLCD55_SHIFT 2
bogdanm 73:1efda918f0ba 2036 #define LCD_WF8B_BPCLCD2_MASK 0x4u
bogdanm 73:1efda918f0ba 2037 #define LCD_WF8B_BPCLCD2_SHIFT 2
bogdanm 73:1efda918f0ba 2038 #define LCD_WF8B_BPCLCD23_MASK 0x4u
bogdanm 73:1efda918f0ba 2039 #define LCD_WF8B_BPCLCD23_SHIFT 2
bogdanm 73:1efda918f0ba 2040 #define LCD_WF8B_BPCLCD48_MASK 0x4u
bogdanm 73:1efda918f0ba 2041 #define LCD_WF8B_BPCLCD48_SHIFT 2
bogdanm 73:1efda918f0ba 2042 #define LCD_WF8B_BPCLCD24_MASK 0x4u
bogdanm 73:1efda918f0ba 2043 #define LCD_WF8B_BPCLCD24_SHIFT 2
bogdanm 73:1efda918f0ba 2044 #define LCD_WF8B_BPCLCD60_MASK 0x4u
bogdanm 73:1efda918f0ba 2045 #define LCD_WF8B_BPCLCD60_SHIFT 2
bogdanm 73:1efda918f0ba 2046 #define LCD_WF8B_BPCLCD47_MASK 0x4u
bogdanm 73:1efda918f0ba 2047 #define LCD_WF8B_BPCLCD47_SHIFT 2
bogdanm 73:1efda918f0ba 2048 #define LCD_WF8B_BPCLCD22_MASK 0x4u
bogdanm 73:1efda918f0ba 2049 #define LCD_WF8B_BPCLCD22_SHIFT 2
bogdanm 73:1efda918f0ba 2050 #define LCD_WF8B_BPCLCD8_MASK 0x4u
bogdanm 73:1efda918f0ba 2051 #define LCD_WF8B_BPCLCD8_SHIFT 2
bogdanm 73:1efda918f0ba 2052 #define LCD_WF8B_BPCLCD21_MASK 0x4u
bogdanm 73:1efda918f0ba 2053 #define LCD_WF8B_BPCLCD21_SHIFT 2
bogdanm 73:1efda918f0ba 2054 #define LCD_WF8B_BPCLCD49_MASK 0x4u
bogdanm 73:1efda918f0ba 2055 #define LCD_WF8B_BPCLCD49_SHIFT 2
bogdanm 73:1efda918f0ba 2056 #define LCD_WF8B_BPCLCD25_MASK 0x4u
bogdanm 73:1efda918f0ba 2057 #define LCD_WF8B_BPCLCD25_SHIFT 2
bogdanm 73:1efda918f0ba 2058 #define LCD_WF8B_BPCLCD1_MASK 0x4u
bogdanm 73:1efda918f0ba 2059 #define LCD_WF8B_BPCLCD1_SHIFT 2
bogdanm 73:1efda918f0ba 2060 #define LCD_WF8B_BPCLCD20_MASK 0x4u
bogdanm 73:1efda918f0ba 2061 #define LCD_WF8B_BPCLCD20_SHIFT 2
bogdanm 73:1efda918f0ba 2062 #define LCD_WF8B_BPCLCD50_MASK 0x4u
bogdanm 73:1efda918f0ba 2063 #define LCD_WF8B_BPCLCD50_SHIFT 2
bogdanm 73:1efda918f0ba 2064 #define LCD_WF8B_BPCLCD19_MASK 0x4u
bogdanm 73:1efda918f0ba 2065 #define LCD_WF8B_BPCLCD19_SHIFT 2
bogdanm 73:1efda918f0ba 2066 #define LCD_WF8B_BPCLCD26_MASK 0x4u
bogdanm 73:1efda918f0ba 2067 #define LCD_WF8B_BPCLCD26_SHIFT 2
bogdanm 73:1efda918f0ba 2068 #define LCD_WF8B_BPCLCD59_MASK 0x4u
bogdanm 73:1efda918f0ba 2069 #define LCD_WF8B_BPCLCD59_SHIFT 2
bogdanm 73:1efda918f0ba 2070 #define LCD_WF8B_BPCLCD61_MASK 0x4u
bogdanm 73:1efda918f0ba 2071 #define LCD_WF8B_BPCLCD61_SHIFT 2
bogdanm 73:1efda918f0ba 2072 #define LCD_WF8B_BPCLCD46_MASK 0x4u
bogdanm 73:1efda918f0ba 2073 #define LCD_WF8B_BPCLCD46_SHIFT 2
bogdanm 73:1efda918f0ba 2074 #define LCD_WF8B_BPCLCD18_MASK 0x4u
bogdanm 73:1efda918f0ba 2075 #define LCD_WF8B_BPCLCD18_SHIFT 2
bogdanm 73:1efda918f0ba 2076 #define LCD_WF8B_BPCLCD5_MASK 0x4u
bogdanm 73:1efda918f0ba 2077 #define LCD_WF8B_BPCLCD5_SHIFT 2
bogdanm 73:1efda918f0ba 2078 #define LCD_WF8B_BPCLCD63_MASK 0x4u
bogdanm 73:1efda918f0ba 2079 #define LCD_WF8B_BPCLCD63_SHIFT 2
bogdanm 73:1efda918f0ba 2080 #define LCD_WF8B_BPCLCD27_MASK 0x4u
bogdanm 73:1efda918f0ba 2081 #define LCD_WF8B_BPCLCD27_SHIFT 2
bogdanm 73:1efda918f0ba 2082 #define LCD_WF8B_BPCLCD17_MASK 0x4u
bogdanm 73:1efda918f0ba 2083 #define LCD_WF8B_BPCLCD17_SHIFT 2
bogdanm 73:1efda918f0ba 2084 #define LCD_WF8B_BPCLCD51_MASK 0x4u
bogdanm 73:1efda918f0ba 2085 #define LCD_WF8B_BPCLCD51_SHIFT 2
bogdanm 73:1efda918f0ba 2086 #define LCD_WF8B_BPCLCD9_MASK 0x4u
bogdanm 73:1efda918f0ba 2087 #define LCD_WF8B_BPCLCD9_SHIFT 2
bogdanm 73:1efda918f0ba 2088 #define LCD_WF8B_BPCLCD54_MASK 0x4u
bogdanm 73:1efda918f0ba 2089 #define LCD_WF8B_BPCLCD54_SHIFT 2
bogdanm 73:1efda918f0ba 2090 #define LCD_WF8B_BPCLCD15_MASK 0x4u
bogdanm 73:1efda918f0ba 2091 #define LCD_WF8B_BPCLCD15_SHIFT 2
bogdanm 73:1efda918f0ba 2092 #define LCD_WF8B_BPCLCD16_MASK 0x4u
bogdanm 73:1efda918f0ba 2093 #define LCD_WF8B_BPCLCD16_SHIFT 2
bogdanm 73:1efda918f0ba 2094 #define LCD_WF8B_BPCLCD14_MASK 0x4u
bogdanm 73:1efda918f0ba 2095 #define LCD_WF8B_BPCLCD14_SHIFT 2
bogdanm 73:1efda918f0ba 2096 #define LCD_WF8B_BPCLCD32_MASK 0x4u
bogdanm 73:1efda918f0ba 2097 #define LCD_WF8B_BPCLCD32_SHIFT 2
bogdanm 73:1efda918f0ba 2098 #define LCD_WF8B_BPCLCD28_MASK 0x4u
bogdanm 73:1efda918f0ba 2099 #define LCD_WF8B_BPCLCD28_SHIFT 2
bogdanm 73:1efda918f0ba 2100 #define LCD_WF8B_BPCLCD53_MASK 0x4u
bogdanm 73:1efda918f0ba 2101 #define LCD_WF8B_BPCLCD53_SHIFT 2
bogdanm 73:1efda918f0ba 2102 #define LCD_WF8B_BPCLCD33_MASK 0x4u
bogdanm 73:1efda918f0ba 2103 #define LCD_WF8B_BPCLCD33_SHIFT 2
bogdanm 73:1efda918f0ba 2104 #define LCD_WF8B_BPCLCD0_MASK 0x4u
bogdanm 73:1efda918f0ba 2105 #define LCD_WF8B_BPCLCD0_SHIFT 2
bogdanm 73:1efda918f0ba 2106 #define LCD_WF8B_BPCLCD43_MASK 0x4u
bogdanm 73:1efda918f0ba 2107 #define LCD_WF8B_BPCLCD43_SHIFT 2
bogdanm 73:1efda918f0ba 2108 #define LCD_WF8B_BPCLCD7_MASK 0x4u
bogdanm 73:1efda918f0ba 2109 #define LCD_WF8B_BPCLCD7_SHIFT 2
bogdanm 73:1efda918f0ba 2110 #define LCD_WF8B_BPCLCD4_MASK 0x4u
bogdanm 73:1efda918f0ba 2111 #define LCD_WF8B_BPCLCD4_SHIFT 2
bogdanm 73:1efda918f0ba 2112 #define LCD_WF8B_BPCLCD34_MASK 0x4u
bogdanm 73:1efda918f0ba 2113 #define LCD_WF8B_BPCLCD34_SHIFT 2
bogdanm 73:1efda918f0ba 2114 #define LCD_WF8B_BPCLCD29_MASK 0x4u
bogdanm 73:1efda918f0ba 2115 #define LCD_WF8B_BPCLCD29_SHIFT 2
bogdanm 73:1efda918f0ba 2116 #define LCD_WF8B_BPCLCD45_MASK 0x4u
bogdanm 73:1efda918f0ba 2117 #define LCD_WF8B_BPCLCD45_SHIFT 2
bogdanm 73:1efda918f0ba 2118 #define LCD_WF8B_BPCLCD57_MASK 0x4u
bogdanm 73:1efda918f0ba 2119 #define LCD_WF8B_BPCLCD57_SHIFT 2
bogdanm 73:1efda918f0ba 2120 #define LCD_WF8B_BPCLCD42_MASK 0x4u
bogdanm 73:1efda918f0ba 2121 #define LCD_WF8B_BPCLCD42_SHIFT 2
bogdanm 73:1efda918f0ba 2122 #define LCD_WF8B_BPCLCD35_MASK 0x4u
bogdanm 73:1efda918f0ba 2123 #define LCD_WF8B_BPCLCD35_SHIFT 2
bogdanm 73:1efda918f0ba 2124 #define LCD_WF8B_BPCLCD13_MASK 0x4u
bogdanm 73:1efda918f0ba 2125 #define LCD_WF8B_BPCLCD13_SHIFT 2
bogdanm 73:1efda918f0ba 2126 #define LCD_WF8B_BPCLCD36_MASK 0x4u
bogdanm 73:1efda918f0ba 2127 #define LCD_WF8B_BPCLCD36_SHIFT 2
bogdanm 73:1efda918f0ba 2128 #define LCD_WF8B_BPCLCD30_MASK 0x4u
bogdanm 73:1efda918f0ba 2129 #define LCD_WF8B_BPCLCD30_SHIFT 2
bogdanm 73:1efda918f0ba 2130 #define LCD_WF8B_BPCLCD52_MASK 0x4u
bogdanm 73:1efda918f0ba 2131 #define LCD_WF8B_BPCLCD52_SHIFT 2
bogdanm 73:1efda918f0ba 2132 #define LCD_WF8B_BPCLCD58_MASK 0x4u
bogdanm 73:1efda918f0ba 2133 #define LCD_WF8B_BPCLCD58_SHIFT 2
bogdanm 73:1efda918f0ba 2134 #define LCD_WF8B_BPCLCD41_MASK 0x4u
bogdanm 73:1efda918f0ba 2135 #define LCD_WF8B_BPCLCD41_SHIFT 2
bogdanm 73:1efda918f0ba 2136 #define LCD_WF8B_BPCLCD37_MASK 0x4u
bogdanm 73:1efda918f0ba 2137 #define LCD_WF8B_BPCLCD37_SHIFT 2
bogdanm 73:1efda918f0ba 2138 #define LCD_WF8B_BPCLCD3_MASK 0x4u
bogdanm 73:1efda918f0ba 2139 #define LCD_WF8B_BPCLCD3_SHIFT 2
bogdanm 73:1efda918f0ba 2140 #define LCD_WF8B_BPCLCD12_MASK 0x4u
bogdanm 73:1efda918f0ba 2141 #define LCD_WF8B_BPCLCD12_SHIFT 2
bogdanm 73:1efda918f0ba 2142 #define LCD_WF8B_BPCLCD11_MASK 0x4u
bogdanm 73:1efda918f0ba 2143 #define LCD_WF8B_BPCLCD11_SHIFT 2
bogdanm 73:1efda918f0ba 2144 #define LCD_WF8B_BPCLCD38_MASK 0x4u
bogdanm 73:1efda918f0ba 2145 #define LCD_WF8B_BPCLCD38_SHIFT 2
bogdanm 73:1efda918f0ba 2146 #define LCD_WF8B_BPCLCD44_MASK 0x4u
bogdanm 73:1efda918f0ba 2147 #define LCD_WF8B_BPCLCD44_SHIFT 2
bogdanm 73:1efda918f0ba 2148 #define LCD_WF8B_BPCLCD31_MASK 0x4u
bogdanm 73:1efda918f0ba 2149 #define LCD_WF8B_BPCLCD31_SHIFT 2
bogdanm 73:1efda918f0ba 2150 #define LCD_WF8B_BPCLCD40_MASK 0x4u
bogdanm 73:1efda918f0ba 2151 #define LCD_WF8B_BPCLCD40_SHIFT 2
bogdanm 73:1efda918f0ba 2152 #define LCD_WF8B_BPCLCD62_MASK 0x4u
bogdanm 73:1efda918f0ba 2153 #define LCD_WF8B_BPCLCD62_SHIFT 2
bogdanm 73:1efda918f0ba 2154 #define LCD_WF8B_BPCLCD56_MASK 0x4u
bogdanm 73:1efda918f0ba 2155 #define LCD_WF8B_BPCLCD56_SHIFT 2
bogdanm 73:1efda918f0ba 2156 #define LCD_WF8B_BPCLCD39_MASK 0x4u
bogdanm 73:1efda918f0ba 2157 #define LCD_WF8B_BPCLCD39_SHIFT 2
bogdanm 73:1efda918f0ba 2158 #define LCD_WF8B_BPCLCD6_MASK 0x4u
bogdanm 73:1efda918f0ba 2159 #define LCD_WF8B_BPCLCD6_SHIFT 2
bogdanm 73:1efda918f0ba 2160 #define LCD_WF8B_BPDLCD47_MASK 0x8u
bogdanm 73:1efda918f0ba 2161 #define LCD_WF8B_BPDLCD47_SHIFT 3
bogdanm 73:1efda918f0ba 2162 #define LCD_WF8B_BPDLCD23_MASK 0x8u
bogdanm 73:1efda918f0ba 2163 #define LCD_WF8B_BPDLCD23_SHIFT 3
bogdanm 73:1efda918f0ba 2164 #define LCD_WF8B_BPDLCD48_MASK 0x8u
bogdanm 73:1efda918f0ba 2165 #define LCD_WF8B_BPDLCD48_SHIFT 3
bogdanm 73:1efda918f0ba 2166 #define LCD_WF8B_BPDLCD24_MASK 0x8u
bogdanm 73:1efda918f0ba 2167 #define LCD_WF8B_BPDLCD24_SHIFT 3
bogdanm 73:1efda918f0ba 2168 #define LCD_WF8B_BPDLCD15_MASK 0x8u
bogdanm 73:1efda918f0ba 2169 #define LCD_WF8B_BPDLCD15_SHIFT 3
bogdanm 73:1efda918f0ba 2170 #define LCD_WF8B_BPDLCD22_MASK 0x8u
bogdanm 73:1efda918f0ba 2171 #define LCD_WF8B_BPDLCD22_SHIFT 3
bogdanm 73:1efda918f0ba 2172 #define LCD_WF8B_BPDLCD60_MASK 0x8u
bogdanm 73:1efda918f0ba 2173 #define LCD_WF8B_BPDLCD60_SHIFT 3
bogdanm 73:1efda918f0ba 2174 #define LCD_WF8B_BPDLCD10_MASK 0x8u
bogdanm 73:1efda918f0ba 2175 #define LCD_WF8B_BPDLCD10_SHIFT 3
bogdanm 73:1efda918f0ba 2176 #define LCD_WF8B_BPDLCD21_MASK 0x8u
bogdanm 73:1efda918f0ba 2177 #define LCD_WF8B_BPDLCD21_SHIFT 3
bogdanm 73:1efda918f0ba 2178 #define LCD_WF8B_BPDLCD49_MASK 0x8u
bogdanm 73:1efda918f0ba 2179 #define LCD_WF8B_BPDLCD49_SHIFT 3
bogdanm 73:1efda918f0ba 2180 #define LCD_WF8B_BPDLCD1_MASK 0x8u
bogdanm 73:1efda918f0ba 2181 #define LCD_WF8B_BPDLCD1_SHIFT 3
bogdanm 73:1efda918f0ba 2182 #define LCD_WF8B_BPDLCD25_MASK 0x8u
bogdanm 73:1efda918f0ba 2183 #define LCD_WF8B_BPDLCD25_SHIFT 3
bogdanm 73:1efda918f0ba 2184 #define LCD_WF8B_BPDLCD20_MASK 0x8u
bogdanm 73:1efda918f0ba 2185 #define LCD_WF8B_BPDLCD20_SHIFT 3
bogdanm 73:1efda918f0ba 2186 #define LCD_WF8B_BPDLCD2_MASK 0x8u
bogdanm 73:1efda918f0ba 2187 #define LCD_WF8B_BPDLCD2_SHIFT 3
bogdanm 73:1efda918f0ba 2188 #define LCD_WF8B_BPDLCD55_MASK 0x8u
bogdanm 73:1efda918f0ba 2189 #define LCD_WF8B_BPDLCD55_SHIFT 3
bogdanm 73:1efda918f0ba 2190 #define LCD_WF8B_BPDLCD59_MASK 0x8u
bogdanm 73:1efda918f0ba 2191 #define LCD_WF8B_BPDLCD59_SHIFT 3
bogdanm 73:1efda918f0ba 2192 #define LCD_WF8B_BPDLCD5_MASK 0x8u
bogdanm 73:1efda918f0ba 2193 #define LCD_WF8B_BPDLCD5_SHIFT 3
bogdanm 73:1efda918f0ba 2194 #define LCD_WF8B_BPDLCD19_MASK 0x8u
bogdanm 73:1efda918f0ba 2195 #define LCD_WF8B_BPDLCD19_SHIFT 3
bogdanm 73:1efda918f0ba 2196 #define LCD_WF8B_BPDLCD6_MASK 0x8u
bogdanm 73:1efda918f0ba 2197 #define LCD_WF8B_BPDLCD6_SHIFT 3
bogdanm 73:1efda918f0ba 2198 #define LCD_WF8B_BPDLCD26_MASK 0x8u
bogdanm 73:1efda918f0ba 2199 #define LCD_WF8B_BPDLCD26_SHIFT 3
bogdanm 73:1efda918f0ba 2200 #define LCD_WF8B_BPDLCD0_MASK 0x8u
bogdanm 73:1efda918f0ba 2201 #define LCD_WF8B_BPDLCD0_SHIFT 3
bogdanm 73:1efda918f0ba 2202 #define LCD_WF8B_BPDLCD50_MASK 0x8u
bogdanm 73:1efda918f0ba 2203 #define LCD_WF8B_BPDLCD50_SHIFT 3
bogdanm 73:1efda918f0ba 2204 #define LCD_WF8B_BPDLCD46_MASK 0x8u
bogdanm 73:1efda918f0ba 2205 #define LCD_WF8B_BPDLCD46_SHIFT 3
bogdanm 73:1efda918f0ba 2206 #define LCD_WF8B_BPDLCD18_MASK 0x8u
bogdanm 73:1efda918f0ba 2207 #define LCD_WF8B_BPDLCD18_SHIFT 3
bogdanm 73:1efda918f0ba 2208 #define LCD_WF8B_BPDLCD61_MASK 0x8u
bogdanm 73:1efda918f0ba 2209 #define LCD_WF8B_BPDLCD61_SHIFT 3
bogdanm 73:1efda918f0ba 2210 #define LCD_WF8B_BPDLCD9_MASK 0x8u
bogdanm 73:1efda918f0ba 2211 #define LCD_WF8B_BPDLCD9_SHIFT 3
bogdanm 73:1efda918f0ba 2212 #define LCD_WF8B_BPDLCD17_MASK 0x8u
bogdanm 73:1efda918f0ba 2213 #define LCD_WF8B_BPDLCD17_SHIFT 3
bogdanm 73:1efda918f0ba 2214 #define LCD_WF8B_BPDLCD27_MASK 0x8u
bogdanm 73:1efda918f0ba 2215 #define LCD_WF8B_BPDLCD27_SHIFT 3
bogdanm 73:1efda918f0ba 2216 #define LCD_WF8B_BPDLCD53_MASK 0x8u
bogdanm 73:1efda918f0ba 2217 #define LCD_WF8B_BPDLCD53_SHIFT 3
bogdanm 73:1efda918f0ba 2218 #define LCD_WF8B_BPDLCD51_MASK 0x8u
bogdanm 73:1efda918f0ba 2219 #define LCD_WF8B_BPDLCD51_SHIFT 3
bogdanm 73:1efda918f0ba 2220 #define LCD_WF8B_BPDLCD54_MASK 0x8u
bogdanm 73:1efda918f0ba 2221 #define LCD_WF8B_BPDLCD54_SHIFT 3
bogdanm 73:1efda918f0ba 2222 #define LCD_WF8B_BPDLCD13_MASK 0x8u
bogdanm 73:1efda918f0ba 2223 #define LCD_WF8B_BPDLCD13_SHIFT 3
bogdanm 73:1efda918f0ba 2224 #define LCD_WF8B_BPDLCD16_MASK 0x8u
bogdanm 73:1efda918f0ba 2225 #define LCD_WF8B_BPDLCD16_SHIFT 3
bogdanm 73:1efda918f0ba 2226 #define LCD_WF8B_BPDLCD32_MASK 0x8u
bogdanm 73:1efda918f0ba 2227 #define LCD_WF8B_BPDLCD32_SHIFT 3
bogdanm 73:1efda918f0ba 2228 #define LCD_WF8B_BPDLCD14_MASK 0x8u
bogdanm 73:1efda918f0ba 2229 #define LCD_WF8B_BPDLCD14_SHIFT 3
bogdanm 73:1efda918f0ba 2230 #define LCD_WF8B_BPDLCD28_MASK 0x8u
bogdanm 73:1efda918f0ba 2231 #define LCD_WF8B_BPDLCD28_SHIFT 3
bogdanm 73:1efda918f0ba 2232 #define LCD_WF8B_BPDLCD43_MASK 0x8u
bogdanm 73:1efda918f0ba 2233 #define LCD_WF8B_BPDLCD43_SHIFT 3
bogdanm 73:1efda918f0ba 2234 #define LCD_WF8B_BPDLCD4_MASK 0x8u
bogdanm 73:1efda918f0ba 2235 #define LCD_WF8B_BPDLCD4_SHIFT 3
bogdanm 73:1efda918f0ba 2236 #define LCD_WF8B_BPDLCD45_MASK 0x8u
bogdanm 73:1efda918f0ba 2237 #define LCD_WF8B_BPDLCD45_SHIFT 3
bogdanm 73:1efda918f0ba 2238 #define LCD_WF8B_BPDLCD8_MASK 0x8u
bogdanm 73:1efda918f0ba 2239 #define LCD_WF8B_BPDLCD8_SHIFT 3
bogdanm 73:1efda918f0ba 2240 #define LCD_WF8B_BPDLCD62_MASK 0x8u
bogdanm 73:1efda918f0ba 2241 #define LCD_WF8B_BPDLCD62_SHIFT 3
bogdanm 73:1efda918f0ba 2242 #define LCD_WF8B_BPDLCD33_MASK 0x8u
bogdanm 73:1efda918f0ba 2243 #define LCD_WF8B_BPDLCD33_SHIFT 3
bogdanm 73:1efda918f0ba 2244 #define LCD_WF8B_BPDLCD34_MASK 0x8u
bogdanm 73:1efda918f0ba 2245 #define LCD_WF8B_BPDLCD34_SHIFT 3
bogdanm 73:1efda918f0ba 2246 #define LCD_WF8B_BPDLCD29_MASK 0x8u
bogdanm 73:1efda918f0ba 2247 #define LCD_WF8B_BPDLCD29_SHIFT 3
bogdanm 73:1efda918f0ba 2248 #define LCD_WF8B_BPDLCD58_MASK 0x8u
bogdanm 73:1efda918f0ba 2249 #define LCD_WF8B_BPDLCD58_SHIFT 3
bogdanm 73:1efda918f0ba 2250 #define LCD_WF8B_BPDLCD57_MASK 0x8u
bogdanm 73:1efda918f0ba 2251 #define LCD_WF8B_BPDLCD57_SHIFT 3
bogdanm 73:1efda918f0ba 2252 #define LCD_WF8B_BPDLCD42_MASK 0x8u
bogdanm 73:1efda918f0ba 2253 #define LCD_WF8B_BPDLCD42_SHIFT 3
bogdanm 73:1efda918f0ba 2254 #define LCD_WF8B_BPDLCD35_MASK 0x8u
bogdanm 73:1efda918f0ba 2255 #define LCD_WF8B_BPDLCD35_SHIFT 3
bogdanm 73:1efda918f0ba 2256 #define LCD_WF8B_BPDLCD52_MASK 0x8u
bogdanm 73:1efda918f0ba 2257 #define LCD_WF8B_BPDLCD52_SHIFT 3
bogdanm 73:1efda918f0ba 2258 #define LCD_WF8B_BPDLCD7_MASK 0x8u
bogdanm 73:1efda918f0ba 2259 #define LCD_WF8B_BPDLCD7_SHIFT 3
bogdanm 73:1efda918f0ba 2260 #define LCD_WF8B_BPDLCD36_MASK 0x8u
bogdanm 73:1efda918f0ba 2261 #define LCD_WF8B_BPDLCD36_SHIFT 3
bogdanm 73:1efda918f0ba 2262 #define LCD_WF8B_BPDLCD30_MASK 0x8u
bogdanm 73:1efda918f0ba 2263 #define LCD_WF8B_BPDLCD30_SHIFT 3
bogdanm 73:1efda918f0ba 2264 #define LCD_WF8B_BPDLCD41_MASK 0x8u
bogdanm 73:1efda918f0ba 2265 #define LCD_WF8B_BPDLCD41_SHIFT 3
bogdanm 73:1efda918f0ba 2266 #define LCD_WF8B_BPDLCD37_MASK 0x8u
bogdanm 73:1efda918f0ba 2267 #define LCD_WF8B_BPDLCD37_SHIFT 3
bogdanm 73:1efda918f0ba 2268 #define LCD_WF8B_BPDLCD44_MASK 0x8u
bogdanm 73:1efda918f0ba 2269 #define LCD_WF8B_BPDLCD44_SHIFT 3
bogdanm 73:1efda918f0ba 2270 #define LCD_WF8B_BPDLCD63_MASK 0x8u
bogdanm 73:1efda918f0ba 2271 #define LCD_WF8B_BPDLCD63_SHIFT 3
bogdanm 73:1efda918f0ba 2272 #define LCD_WF8B_BPDLCD38_MASK 0x8u
bogdanm 73:1efda918f0ba 2273 #define LCD_WF8B_BPDLCD38_SHIFT 3
bogdanm 73:1efda918f0ba 2274 #define LCD_WF8B_BPDLCD56_MASK 0x8u
bogdanm 73:1efda918f0ba 2275 #define LCD_WF8B_BPDLCD56_SHIFT 3
bogdanm 73:1efda918f0ba 2276 #define LCD_WF8B_BPDLCD40_MASK 0x8u
bogdanm 73:1efda918f0ba 2277 #define LCD_WF8B_BPDLCD40_SHIFT 3
bogdanm 73:1efda918f0ba 2278 #define LCD_WF8B_BPDLCD31_MASK 0x8u
bogdanm 73:1efda918f0ba 2279 #define LCD_WF8B_BPDLCD31_SHIFT 3
bogdanm 73:1efda918f0ba 2280 #define LCD_WF8B_BPDLCD12_MASK 0x8u
bogdanm 73:1efda918f0ba 2281 #define LCD_WF8B_BPDLCD12_SHIFT 3
bogdanm 73:1efda918f0ba 2282 #define LCD_WF8B_BPDLCD39_MASK 0x8u
bogdanm 73:1efda918f0ba 2283 #define LCD_WF8B_BPDLCD39_SHIFT 3
bogdanm 73:1efda918f0ba 2284 #define LCD_WF8B_BPDLCD3_MASK 0x8u
bogdanm 73:1efda918f0ba 2285 #define LCD_WF8B_BPDLCD3_SHIFT 3
bogdanm 73:1efda918f0ba 2286 #define LCD_WF8B_BPDLCD11_MASK 0x8u
bogdanm 73:1efda918f0ba 2287 #define LCD_WF8B_BPDLCD11_SHIFT 3
bogdanm 73:1efda918f0ba 2288 #define LCD_WF8B_BPELCD12_MASK 0x10u
bogdanm 73:1efda918f0ba 2289 #define LCD_WF8B_BPELCD12_SHIFT 4
bogdanm 73:1efda918f0ba 2290 #define LCD_WF8B_BPELCD39_MASK 0x10u
bogdanm 73:1efda918f0ba 2291 #define LCD_WF8B_BPELCD39_SHIFT 4
bogdanm 73:1efda918f0ba 2292 #define LCD_WF8B_BPELCD3_MASK 0x10u
bogdanm 73:1efda918f0ba 2293 #define LCD_WF8B_BPELCD3_SHIFT 4
bogdanm 73:1efda918f0ba 2294 #define LCD_WF8B_BPELCD38_MASK 0x10u
bogdanm 73:1efda918f0ba 2295 #define LCD_WF8B_BPELCD38_SHIFT 4
bogdanm 73:1efda918f0ba 2296 #define LCD_WF8B_BPELCD40_MASK 0x10u
bogdanm 73:1efda918f0ba 2297 #define LCD_WF8B_BPELCD40_SHIFT 4
bogdanm 73:1efda918f0ba 2298 #define LCD_WF8B_BPELCD37_MASK 0x10u
bogdanm 73:1efda918f0ba 2299 #define LCD_WF8B_BPELCD37_SHIFT 4
bogdanm 73:1efda918f0ba 2300 #define LCD_WF8B_BPELCD41_MASK 0x10u
bogdanm 73:1efda918f0ba 2301 #define LCD_WF8B_BPELCD41_SHIFT 4
bogdanm 73:1efda918f0ba 2302 #define LCD_WF8B_BPELCD36_MASK 0x10u
bogdanm 73:1efda918f0ba 2303 #define LCD_WF8B_BPELCD36_SHIFT 4
bogdanm 73:1efda918f0ba 2304 #define LCD_WF8B_BPELCD8_MASK 0x10u
bogdanm 73:1efda918f0ba 2305 #define LCD_WF8B_BPELCD8_SHIFT 4
bogdanm 73:1efda918f0ba 2306 #define LCD_WF8B_BPELCD35_MASK 0x10u
bogdanm 73:1efda918f0ba 2307 #define LCD_WF8B_BPELCD35_SHIFT 4
bogdanm 73:1efda918f0ba 2308 #define LCD_WF8B_BPELCD42_MASK 0x10u
bogdanm 73:1efda918f0ba 2309 #define LCD_WF8B_BPELCD42_SHIFT 4
bogdanm 73:1efda918f0ba 2310 #define LCD_WF8B_BPELCD34_MASK 0x10u
bogdanm 73:1efda918f0ba 2311 #define LCD_WF8B_BPELCD34_SHIFT 4
bogdanm 73:1efda918f0ba 2312 #define LCD_WF8B_BPELCD33_MASK 0x10u
bogdanm 73:1efda918f0ba 2313 #define LCD_WF8B_BPELCD33_SHIFT 4
bogdanm 73:1efda918f0ba 2314 #define LCD_WF8B_BPELCD11_MASK 0x10u
bogdanm 73:1efda918f0ba 2315 #define LCD_WF8B_BPELCD11_SHIFT 4
bogdanm 73:1efda918f0ba 2316 #define LCD_WF8B_BPELCD43_MASK 0x10u
bogdanm 73:1efda918f0ba 2317 #define LCD_WF8B_BPELCD43_SHIFT 4
bogdanm 73:1efda918f0ba 2318 #define LCD_WF8B_BPELCD32_MASK 0x10u
bogdanm 73:1efda918f0ba 2319 #define LCD_WF8B_BPELCD32_SHIFT 4
bogdanm 73:1efda918f0ba 2320 #define LCD_WF8B_BPELCD31_MASK 0x10u
bogdanm 73:1efda918f0ba 2321 #define LCD_WF8B_BPELCD31_SHIFT 4
bogdanm 73:1efda918f0ba 2322 #define LCD_WF8B_BPELCD44_MASK 0x10u
bogdanm 73:1efda918f0ba 2323 #define LCD_WF8B_BPELCD44_SHIFT 4
bogdanm 73:1efda918f0ba 2324 #define LCD_WF8B_BPELCD30_MASK 0x10u
bogdanm 73:1efda918f0ba 2325 #define LCD_WF8B_BPELCD30_SHIFT 4
bogdanm 73:1efda918f0ba 2326 #define LCD_WF8B_BPELCD29_MASK 0x10u
bogdanm 73:1efda918f0ba 2327 #define LCD_WF8B_BPELCD29_SHIFT 4
bogdanm 73:1efda918f0ba 2328 #define LCD_WF8B_BPELCD7_MASK 0x10u
bogdanm 73:1efda918f0ba 2329 #define LCD_WF8B_BPELCD7_SHIFT 4
bogdanm 73:1efda918f0ba 2330 #define LCD_WF8B_BPELCD45_MASK 0x10u
bogdanm 73:1efda918f0ba 2331 #define LCD_WF8B_BPELCD45_SHIFT 4
bogdanm 73:1efda918f0ba 2332 #define LCD_WF8B_BPELCD28_MASK 0x10u
bogdanm 73:1efda918f0ba 2333 #define LCD_WF8B_BPELCD28_SHIFT 4
bogdanm 73:1efda918f0ba 2334 #define LCD_WF8B_BPELCD2_MASK 0x10u
bogdanm 73:1efda918f0ba 2335 #define LCD_WF8B_BPELCD2_SHIFT 4
bogdanm 73:1efda918f0ba 2336 #define LCD_WF8B_BPELCD27_MASK 0x10u
bogdanm 73:1efda918f0ba 2337 #define LCD_WF8B_BPELCD27_SHIFT 4
bogdanm 73:1efda918f0ba 2338 #define LCD_WF8B_BPELCD46_MASK 0x10u
bogdanm 73:1efda918f0ba 2339 #define LCD_WF8B_BPELCD46_SHIFT 4
bogdanm 73:1efda918f0ba 2340 #define LCD_WF8B_BPELCD26_MASK 0x10u
bogdanm 73:1efda918f0ba 2341 #define LCD_WF8B_BPELCD26_SHIFT 4
bogdanm 73:1efda918f0ba 2342 #define LCD_WF8B_BPELCD10_MASK 0x10u
bogdanm 73:1efda918f0ba 2343 #define LCD_WF8B_BPELCD10_SHIFT 4
bogdanm 73:1efda918f0ba 2344 #define LCD_WF8B_BPELCD13_MASK 0x10u
bogdanm 73:1efda918f0ba 2345 #define LCD_WF8B_BPELCD13_SHIFT 4
bogdanm 73:1efda918f0ba 2346 #define LCD_WF8B_BPELCD25_MASK 0x10u
bogdanm 73:1efda918f0ba 2347 #define LCD_WF8B_BPELCD25_SHIFT 4
bogdanm 73:1efda918f0ba 2348 #define LCD_WF8B_BPELCD5_MASK 0x10u
bogdanm 73:1efda918f0ba 2349 #define LCD_WF8B_BPELCD5_SHIFT 4
bogdanm 73:1efda918f0ba 2350 #define LCD_WF8B_BPELCD24_MASK 0x10u
bogdanm 73:1efda918f0ba 2351 #define LCD_WF8B_BPELCD24_SHIFT 4
bogdanm 73:1efda918f0ba 2352 #define LCD_WF8B_BPELCD47_MASK 0x10u
bogdanm 73:1efda918f0ba 2353 #define LCD_WF8B_BPELCD47_SHIFT 4
bogdanm 73:1efda918f0ba 2354 #define LCD_WF8B_BPELCD23_MASK 0x10u
bogdanm 73:1efda918f0ba 2355 #define LCD_WF8B_BPELCD23_SHIFT 4
bogdanm 73:1efda918f0ba 2356 #define LCD_WF8B_BPELCD22_MASK 0x10u
bogdanm 73:1efda918f0ba 2357 #define LCD_WF8B_BPELCD22_SHIFT 4
bogdanm 73:1efda918f0ba 2358 #define LCD_WF8B_BPELCD48_MASK 0x10u
bogdanm 73:1efda918f0ba 2359 #define LCD_WF8B_BPELCD48_SHIFT 4
bogdanm 73:1efda918f0ba 2360 #define LCD_WF8B_BPELCD21_MASK 0x10u
bogdanm 73:1efda918f0ba 2361 #define LCD_WF8B_BPELCD21_SHIFT 4
bogdanm 73:1efda918f0ba 2362 #define LCD_WF8B_BPELCD49_MASK 0x10u
bogdanm 73:1efda918f0ba 2363 #define LCD_WF8B_BPELCD49_SHIFT 4
bogdanm 73:1efda918f0ba 2364 #define LCD_WF8B_BPELCD20_MASK 0x10u
bogdanm 73:1efda918f0ba 2365 #define LCD_WF8B_BPELCD20_SHIFT 4
bogdanm 73:1efda918f0ba 2366 #define LCD_WF8B_BPELCD19_MASK 0x10u
bogdanm 73:1efda918f0ba 2367 #define LCD_WF8B_BPELCD19_SHIFT 4
bogdanm 73:1efda918f0ba 2368 #define LCD_WF8B_BPELCD9_MASK 0x10u
bogdanm 73:1efda918f0ba 2369 #define LCD_WF8B_BPELCD9_SHIFT 4
bogdanm 73:1efda918f0ba 2370 #define LCD_WF8B_BPELCD50_MASK 0x10u
bogdanm 73:1efda918f0ba 2371 #define LCD_WF8B_BPELCD50_SHIFT 4
bogdanm 73:1efda918f0ba 2372 #define LCD_WF8B_BPELCD18_MASK 0x10u
bogdanm 73:1efda918f0ba 2373 #define LCD_WF8B_BPELCD18_SHIFT 4
bogdanm 73:1efda918f0ba 2374 #define LCD_WF8B_BPELCD6_MASK 0x10u
bogdanm 73:1efda918f0ba 2375 #define LCD_WF8B_BPELCD6_SHIFT 4
bogdanm 73:1efda918f0ba 2376 #define LCD_WF8B_BPELCD17_MASK 0x10u
bogdanm 73:1efda918f0ba 2377 #define LCD_WF8B_BPELCD17_SHIFT 4
bogdanm 73:1efda918f0ba 2378 #define LCD_WF8B_BPELCD51_MASK 0x10u
bogdanm 73:1efda918f0ba 2379 #define LCD_WF8B_BPELCD51_SHIFT 4
bogdanm 73:1efda918f0ba 2380 #define LCD_WF8B_BPELCD16_MASK 0x10u
bogdanm 73:1efda918f0ba 2381 #define LCD_WF8B_BPELCD16_SHIFT 4
bogdanm 73:1efda918f0ba 2382 #define LCD_WF8B_BPELCD56_MASK 0x10u
bogdanm 73:1efda918f0ba 2383 #define LCD_WF8B_BPELCD56_SHIFT 4
bogdanm 73:1efda918f0ba 2384 #define LCD_WF8B_BPELCD57_MASK 0x10u
bogdanm 73:1efda918f0ba 2385 #define LCD_WF8B_BPELCD57_SHIFT 4
bogdanm 73:1efda918f0ba 2386 #define LCD_WF8B_BPELCD52_MASK 0x10u
bogdanm 73:1efda918f0ba 2387 #define LCD_WF8B_BPELCD52_SHIFT 4
bogdanm 73:1efda918f0ba 2388 #define LCD_WF8B_BPELCD1_MASK 0x10u
bogdanm 73:1efda918f0ba 2389 #define LCD_WF8B_BPELCD1_SHIFT 4
bogdanm 73:1efda918f0ba 2390 #define LCD_WF8B_BPELCD58_MASK 0x10u
bogdanm 73:1efda918f0ba 2391 #define LCD_WF8B_BPELCD58_SHIFT 4
bogdanm 73:1efda918f0ba 2392 #define LCD_WF8B_BPELCD59_MASK 0x10u
bogdanm 73:1efda918f0ba 2393 #define LCD_WF8B_BPELCD59_SHIFT 4
bogdanm 73:1efda918f0ba 2394 #define LCD_WF8B_BPELCD53_MASK 0x10u
bogdanm 73:1efda918f0ba 2395 #define LCD_WF8B_BPELCD53_SHIFT 4
bogdanm 73:1efda918f0ba 2396 #define LCD_WF8B_BPELCD14_MASK 0x10u
bogdanm 73:1efda918f0ba 2397 #define LCD_WF8B_BPELCD14_SHIFT 4
bogdanm 73:1efda918f0ba 2398 #define LCD_WF8B_BPELCD0_MASK 0x10u
bogdanm 73:1efda918f0ba 2399 #define LCD_WF8B_BPELCD0_SHIFT 4
bogdanm 73:1efda918f0ba 2400 #define LCD_WF8B_BPELCD60_MASK 0x10u
bogdanm 73:1efda918f0ba 2401 #define LCD_WF8B_BPELCD60_SHIFT 4
bogdanm 73:1efda918f0ba 2402 #define LCD_WF8B_BPELCD15_MASK 0x10u
bogdanm 73:1efda918f0ba 2403 #define LCD_WF8B_BPELCD15_SHIFT 4
bogdanm 73:1efda918f0ba 2404 #define LCD_WF8B_BPELCD61_MASK 0x10u
bogdanm 73:1efda918f0ba 2405 #define LCD_WF8B_BPELCD61_SHIFT 4
bogdanm 73:1efda918f0ba 2406 #define LCD_WF8B_BPELCD54_MASK 0x10u
bogdanm 73:1efda918f0ba 2407 #define LCD_WF8B_BPELCD54_SHIFT 4
bogdanm 73:1efda918f0ba 2408 #define LCD_WF8B_BPELCD62_MASK 0x10u
bogdanm 73:1efda918f0ba 2409 #define LCD_WF8B_BPELCD62_SHIFT 4
bogdanm 73:1efda918f0ba 2410 #define LCD_WF8B_BPELCD63_MASK 0x10u
bogdanm 73:1efda918f0ba 2411 #define LCD_WF8B_BPELCD63_SHIFT 4
bogdanm 73:1efda918f0ba 2412 #define LCD_WF8B_BPELCD55_MASK 0x10u
bogdanm 73:1efda918f0ba 2413 #define LCD_WF8B_BPELCD55_SHIFT 4
bogdanm 73:1efda918f0ba 2414 #define LCD_WF8B_BPELCD4_MASK 0x10u
bogdanm 73:1efda918f0ba 2415 #define LCD_WF8B_BPELCD4_SHIFT 4
bogdanm 73:1efda918f0ba 2416 #define LCD_WF8B_BPFLCD13_MASK 0x20u
bogdanm 73:1efda918f0ba 2417 #define LCD_WF8B_BPFLCD13_SHIFT 5
bogdanm 73:1efda918f0ba 2418 #define LCD_WF8B_BPFLCD39_MASK 0x20u
bogdanm 73:1efda918f0ba 2419 #define LCD_WF8B_BPFLCD39_SHIFT 5
bogdanm 73:1efda918f0ba 2420 #define LCD_WF8B_BPFLCD55_MASK 0x20u
bogdanm 73:1efda918f0ba 2421 #define LCD_WF8B_BPFLCD55_SHIFT 5
bogdanm 73:1efda918f0ba 2422 #define LCD_WF8B_BPFLCD47_MASK 0x20u
bogdanm 73:1efda918f0ba 2423 #define LCD_WF8B_BPFLCD47_SHIFT 5
bogdanm 73:1efda918f0ba 2424 #define LCD_WF8B_BPFLCD63_MASK 0x20u
bogdanm 73:1efda918f0ba 2425 #define LCD_WF8B_BPFLCD63_SHIFT 5
bogdanm 73:1efda918f0ba 2426 #define LCD_WF8B_BPFLCD43_MASK 0x20u
bogdanm 73:1efda918f0ba 2427 #define LCD_WF8B_BPFLCD43_SHIFT 5
bogdanm 73:1efda918f0ba 2428 #define LCD_WF8B_BPFLCD5_MASK 0x20u
bogdanm 73:1efda918f0ba 2429 #define LCD_WF8B_BPFLCD5_SHIFT 5
bogdanm 73:1efda918f0ba 2430 #define LCD_WF8B_BPFLCD62_MASK 0x20u
bogdanm 73:1efda918f0ba 2431 #define LCD_WF8B_BPFLCD62_SHIFT 5
bogdanm 73:1efda918f0ba 2432 #define LCD_WF8B_BPFLCD14_MASK 0x20u
bogdanm 73:1efda918f0ba 2433 #define LCD_WF8B_BPFLCD14_SHIFT 5
bogdanm 73:1efda918f0ba 2434 #define LCD_WF8B_BPFLCD24_MASK 0x20u
bogdanm 73:1efda918f0ba 2435 #define LCD_WF8B_BPFLCD24_SHIFT 5
bogdanm 73:1efda918f0ba 2436 #define LCD_WF8B_BPFLCD54_MASK 0x20u
bogdanm 73:1efda918f0ba 2437 #define LCD_WF8B_BPFLCD54_SHIFT 5
bogdanm 73:1efda918f0ba 2438 #define LCD_WF8B_BPFLCD15_MASK 0x20u
bogdanm 73:1efda918f0ba 2439 #define LCD_WF8B_BPFLCD15_SHIFT 5
bogdanm 73:1efda918f0ba 2440 #define LCD_WF8B_BPFLCD32_MASK 0x20u
bogdanm 73:1efda918f0ba 2441 #define LCD_WF8B_BPFLCD32_SHIFT 5
bogdanm 73:1efda918f0ba 2442 #define LCD_WF8B_BPFLCD61_MASK 0x20u
bogdanm 73:1efda918f0ba 2443 #define LCD_WF8B_BPFLCD61_SHIFT 5
bogdanm 73:1efda918f0ba 2444 #define LCD_WF8B_BPFLCD25_MASK 0x20u
bogdanm 73:1efda918f0ba 2445 #define LCD_WF8B_BPFLCD25_SHIFT 5
bogdanm 73:1efda918f0ba 2446 #define LCD_WF8B_BPFLCD60_MASK 0x20u
bogdanm 73:1efda918f0ba 2447 #define LCD_WF8B_BPFLCD60_SHIFT 5
bogdanm 73:1efda918f0ba 2448 #define LCD_WF8B_BPFLCD41_MASK 0x20u
bogdanm 73:1efda918f0ba 2449 #define LCD_WF8B_BPFLCD41_SHIFT 5
bogdanm 73:1efda918f0ba 2450 #define LCD_WF8B_BPFLCD33_MASK 0x20u
bogdanm 73:1efda918f0ba 2451 #define LCD_WF8B_BPFLCD33_SHIFT 5
bogdanm 73:1efda918f0ba 2452 #define LCD_WF8B_BPFLCD53_MASK 0x20u
bogdanm 73:1efda918f0ba 2453 #define LCD_WF8B_BPFLCD53_SHIFT 5
bogdanm 73:1efda918f0ba 2454 #define LCD_WF8B_BPFLCD59_MASK 0x20u
bogdanm 73:1efda918f0ba 2455 #define LCD_WF8B_BPFLCD59_SHIFT 5
bogdanm 73:1efda918f0ba 2456 #define LCD_WF8B_BPFLCD0_MASK 0x20u
bogdanm 73:1efda918f0ba 2457 #define LCD_WF8B_BPFLCD0_SHIFT 5
bogdanm 73:1efda918f0ba 2458 #define LCD_WF8B_BPFLCD46_MASK 0x20u
bogdanm 73:1efda918f0ba 2459 #define LCD_WF8B_BPFLCD46_SHIFT 5
bogdanm 73:1efda918f0ba 2460 #define LCD_WF8B_BPFLCD58_MASK 0x20u
bogdanm 73:1efda918f0ba 2461 #define LCD_WF8B_BPFLCD58_SHIFT 5
bogdanm 73:1efda918f0ba 2462 #define LCD_WF8B_BPFLCD26_MASK 0x20u
bogdanm 73:1efda918f0ba 2463 #define LCD_WF8B_BPFLCD26_SHIFT 5
bogdanm 73:1efda918f0ba 2464 #define LCD_WF8B_BPFLCD36_MASK 0x20u
bogdanm 73:1efda918f0ba 2465 #define LCD_WF8B_BPFLCD36_SHIFT 5
bogdanm 73:1efda918f0ba 2466 #define LCD_WF8B_BPFLCD10_MASK 0x20u
bogdanm 73:1efda918f0ba 2467 #define LCD_WF8B_BPFLCD10_SHIFT 5
bogdanm 73:1efda918f0ba 2468 #define LCD_WF8B_BPFLCD52_MASK 0x20u
bogdanm 73:1efda918f0ba 2469 #define LCD_WF8B_BPFLCD52_SHIFT 5
bogdanm 73:1efda918f0ba 2470 #define LCD_WF8B_BPFLCD57_MASK 0x20u
bogdanm 73:1efda918f0ba 2471 #define LCD_WF8B_BPFLCD57_SHIFT 5
bogdanm 73:1efda918f0ba 2472 #define LCD_WF8B_BPFLCD27_MASK 0x20u
bogdanm 73:1efda918f0ba 2473 #define LCD_WF8B_BPFLCD27_SHIFT 5
bogdanm 73:1efda918f0ba 2474 #define LCD_WF8B_BPFLCD11_MASK 0x20u
bogdanm 73:1efda918f0ba 2475 #define LCD_WF8B_BPFLCD11_SHIFT 5
bogdanm 73:1efda918f0ba 2476 #define LCD_WF8B_BPFLCD56_MASK 0x20u
bogdanm 73:1efda918f0ba 2477 #define LCD_WF8B_BPFLCD56_SHIFT 5
bogdanm 73:1efda918f0ba 2478 #define LCD_WF8B_BPFLCD1_MASK 0x20u
bogdanm 73:1efda918f0ba 2479 #define LCD_WF8B_BPFLCD1_SHIFT 5
bogdanm 73:1efda918f0ba 2480 #define LCD_WF8B_BPFLCD8_MASK 0x20u
bogdanm 73:1efda918f0ba 2481 #define LCD_WF8B_BPFLCD8_SHIFT 5
bogdanm 73:1efda918f0ba 2482 #define LCD_WF8B_BPFLCD40_MASK 0x20u
bogdanm 73:1efda918f0ba 2483 #define LCD_WF8B_BPFLCD40_SHIFT 5
bogdanm 73:1efda918f0ba 2484 #define LCD_WF8B_BPFLCD51_MASK 0x20u
bogdanm 73:1efda918f0ba 2485 #define LCD_WF8B_BPFLCD51_SHIFT 5
bogdanm 73:1efda918f0ba 2486 #define LCD_WF8B_BPFLCD16_MASK 0x20u
bogdanm 73:1efda918f0ba 2487 #define LCD_WF8B_BPFLCD16_SHIFT 5
bogdanm 73:1efda918f0ba 2488 #define LCD_WF8B_BPFLCD45_MASK 0x20u
bogdanm 73:1efda918f0ba 2489 #define LCD_WF8B_BPFLCD45_SHIFT 5
bogdanm 73:1efda918f0ba 2490 #define LCD_WF8B_BPFLCD6_MASK 0x20u
bogdanm 73:1efda918f0ba 2491 #define LCD_WF8B_BPFLCD6_SHIFT 5
bogdanm 73:1efda918f0ba 2492 #define LCD_WF8B_BPFLCD17_MASK 0x20u
bogdanm 73:1efda918f0ba 2493 #define LCD_WF8B_BPFLCD17_SHIFT 5
bogdanm 73:1efda918f0ba 2494 #define LCD_WF8B_BPFLCD28_MASK 0x20u
bogdanm 73:1efda918f0ba 2495 #define LCD_WF8B_BPFLCD28_SHIFT 5
bogdanm 73:1efda918f0ba 2496 #define LCD_WF8B_BPFLCD42_MASK 0x20u
bogdanm 73:1efda918f0ba 2497 #define LCD_WF8B_BPFLCD42_SHIFT 5
bogdanm 73:1efda918f0ba 2498 #define LCD_WF8B_BPFLCD29_MASK 0x20u
bogdanm 73:1efda918f0ba 2499 #define LCD_WF8B_BPFLCD29_SHIFT 5
bogdanm 73:1efda918f0ba 2500 #define LCD_WF8B_BPFLCD50_MASK 0x20u
bogdanm 73:1efda918f0ba 2501 #define LCD_WF8B_BPFLCD50_SHIFT 5
bogdanm 73:1efda918f0ba 2502 #define LCD_WF8B_BPFLCD18_MASK 0x20u
bogdanm 73:1efda918f0ba 2503 #define LCD_WF8B_BPFLCD18_SHIFT 5
bogdanm 73:1efda918f0ba 2504 #define LCD_WF8B_BPFLCD34_MASK 0x20u
bogdanm 73:1efda918f0ba 2505 #define LCD_WF8B_BPFLCD34_SHIFT 5
bogdanm 73:1efda918f0ba 2506 #define LCD_WF8B_BPFLCD19_MASK 0x20u
bogdanm 73:1efda918f0ba 2507 #define LCD_WF8B_BPFLCD19_SHIFT 5
bogdanm 73:1efda918f0ba 2508 #define LCD_WF8B_BPFLCD2_MASK 0x20u
bogdanm 73:1efda918f0ba 2509 #define LCD_WF8B_BPFLCD2_SHIFT 5
bogdanm 73:1efda918f0ba 2510 #define LCD_WF8B_BPFLCD9_MASK 0x20u
bogdanm 73:1efda918f0ba 2511 #define LCD_WF8B_BPFLCD9_SHIFT 5
bogdanm 73:1efda918f0ba 2512 #define LCD_WF8B_BPFLCD3_MASK 0x20u
bogdanm 73:1efda918f0ba 2513 #define LCD_WF8B_BPFLCD3_SHIFT 5
bogdanm 73:1efda918f0ba 2514 #define LCD_WF8B_BPFLCD37_MASK 0x20u
bogdanm 73:1efda918f0ba 2515 #define LCD_WF8B_BPFLCD37_SHIFT 5
bogdanm 73:1efda918f0ba 2516 #define LCD_WF8B_BPFLCD49_MASK 0x20u
bogdanm 73:1efda918f0ba 2517 #define LCD_WF8B_BPFLCD49_SHIFT 5
bogdanm 73:1efda918f0ba 2518 #define LCD_WF8B_BPFLCD20_MASK 0x20u
bogdanm 73:1efda918f0ba 2519 #define LCD_WF8B_BPFLCD20_SHIFT 5
bogdanm 73:1efda918f0ba 2520 #define LCD_WF8B_BPFLCD44_MASK 0x20u
bogdanm 73:1efda918f0ba 2521 #define LCD_WF8B_BPFLCD44_SHIFT 5
bogdanm 73:1efda918f0ba 2522 #define LCD_WF8B_BPFLCD30_MASK 0x20u
bogdanm 73:1efda918f0ba 2523 #define LCD_WF8B_BPFLCD30_SHIFT 5
bogdanm 73:1efda918f0ba 2524 #define LCD_WF8B_BPFLCD21_MASK 0x20u
bogdanm 73:1efda918f0ba 2525 #define LCD_WF8B_BPFLCD21_SHIFT 5
bogdanm 73:1efda918f0ba 2526 #define LCD_WF8B_BPFLCD35_MASK 0x20u
bogdanm 73:1efda918f0ba 2527 #define LCD_WF8B_BPFLCD35_SHIFT 5
bogdanm 73:1efda918f0ba 2528 #define LCD_WF8B_BPFLCD4_MASK 0x20u
bogdanm 73:1efda918f0ba 2529 #define LCD_WF8B_BPFLCD4_SHIFT 5
bogdanm 73:1efda918f0ba 2530 #define LCD_WF8B_BPFLCD31_MASK 0x20u
bogdanm 73:1efda918f0ba 2531 #define LCD_WF8B_BPFLCD31_SHIFT 5
bogdanm 73:1efda918f0ba 2532 #define LCD_WF8B_BPFLCD48_MASK 0x20u
bogdanm 73:1efda918f0ba 2533 #define LCD_WF8B_BPFLCD48_SHIFT 5
bogdanm 73:1efda918f0ba 2534 #define LCD_WF8B_BPFLCD7_MASK 0x20u
bogdanm 73:1efda918f0ba 2535 #define LCD_WF8B_BPFLCD7_SHIFT 5
bogdanm 73:1efda918f0ba 2536 #define LCD_WF8B_BPFLCD22_MASK 0x20u
bogdanm 73:1efda918f0ba 2537 #define LCD_WF8B_BPFLCD22_SHIFT 5
bogdanm 73:1efda918f0ba 2538 #define LCD_WF8B_BPFLCD38_MASK 0x20u
bogdanm 73:1efda918f0ba 2539 #define LCD_WF8B_BPFLCD38_SHIFT 5
bogdanm 73:1efda918f0ba 2540 #define LCD_WF8B_BPFLCD12_MASK 0x20u
bogdanm 73:1efda918f0ba 2541 #define LCD_WF8B_BPFLCD12_SHIFT 5
bogdanm 73:1efda918f0ba 2542 #define LCD_WF8B_BPFLCD23_MASK 0x20u
bogdanm 73:1efda918f0ba 2543 #define LCD_WF8B_BPFLCD23_SHIFT 5
bogdanm 73:1efda918f0ba 2544 #define LCD_WF8B_BPGLCD14_MASK 0x40u
bogdanm 73:1efda918f0ba 2545 #define LCD_WF8B_BPGLCD14_SHIFT 6
bogdanm 73:1efda918f0ba 2546 #define LCD_WF8B_BPGLCD55_MASK 0x40u
bogdanm 73:1efda918f0ba 2547 #define LCD_WF8B_BPGLCD55_SHIFT 6
bogdanm 73:1efda918f0ba 2548 #define LCD_WF8B_BPGLCD63_MASK 0x40u
bogdanm 73:1efda918f0ba 2549 #define LCD_WF8B_BPGLCD63_SHIFT 6
bogdanm 73:1efda918f0ba 2550 #define LCD_WF8B_BPGLCD15_MASK 0x40u
bogdanm 73:1efda918f0ba 2551 #define LCD_WF8B_BPGLCD15_SHIFT 6
bogdanm 73:1efda918f0ba 2552 #define LCD_WF8B_BPGLCD62_MASK 0x40u
bogdanm 73:1efda918f0ba 2553 #define LCD_WF8B_BPGLCD62_SHIFT 6
bogdanm 73:1efda918f0ba 2554 #define LCD_WF8B_BPGLCD54_MASK 0x40u
bogdanm 73:1efda918f0ba 2555 #define LCD_WF8B_BPGLCD54_SHIFT 6
bogdanm 73:1efda918f0ba 2556 #define LCD_WF8B_BPGLCD61_MASK 0x40u
bogdanm 73:1efda918f0ba 2557 #define LCD_WF8B_BPGLCD61_SHIFT 6
bogdanm 73:1efda918f0ba 2558 #define LCD_WF8B_BPGLCD60_MASK 0x40u
bogdanm 73:1efda918f0ba 2559 #define LCD_WF8B_BPGLCD60_SHIFT 6
bogdanm 73:1efda918f0ba 2560 #define LCD_WF8B_BPGLCD59_MASK 0x40u
bogdanm 73:1efda918f0ba 2561 #define LCD_WF8B_BPGLCD59_SHIFT 6
bogdanm 73:1efda918f0ba 2562 #define LCD_WF8B_BPGLCD53_MASK 0x40u
bogdanm 73:1efda918f0ba 2563 #define LCD_WF8B_BPGLCD53_SHIFT 6
bogdanm 73:1efda918f0ba 2564 #define LCD_WF8B_BPGLCD58_MASK 0x40u
bogdanm 73:1efda918f0ba 2565 #define LCD_WF8B_BPGLCD58_SHIFT 6
bogdanm 73:1efda918f0ba 2566 #define LCD_WF8B_BPGLCD0_MASK 0x40u
bogdanm 73:1efda918f0ba 2567 #define LCD_WF8B_BPGLCD0_SHIFT 6
bogdanm 73:1efda918f0ba 2568 #define LCD_WF8B_BPGLCD57_MASK 0x40u
bogdanm 73:1efda918f0ba 2569 #define LCD_WF8B_BPGLCD57_SHIFT 6
bogdanm 73:1efda918f0ba 2570 #define LCD_WF8B_BPGLCD52_MASK 0x40u
bogdanm 73:1efda918f0ba 2571 #define LCD_WF8B_BPGLCD52_SHIFT 6
bogdanm 73:1efda918f0ba 2572 #define LCD_WF8B_BPGLCD7_MASK 0x40u
bogdanm 73:1efda918f0ba 2573 #define LCD_WF8B_BPGLCD7_SHIFT 6
bogdanm 73:1efda918f0ba 2574 #define LCD_WF8B_BPGLCD56_MASK 0x40u
bogdanm 73:1efda918f0ba 2575 #define LCD_WF8B_BPGLCD56_SHIFT 6
bogdanm 73:1efda918f0ba 2576 #define LCD_WF8B_BPGLCD6_MASK 0x40u
bogdanm 73:1efda918f0ba 2577 #define LCD_WF8B_BPGLCD6_SHIFT 6
bogdanm 73:1efda918f0ba 2578 #define LCD_WF8B_BPGLCD51_MASK 0x40u
bogdanm 73:1efda918f0ba 2579 #define LCD_WF8B_BPGLCD51_SHIFT 6
bogdanm 73:1efda918f0ba 2580 #define LCD_WF8B_BPGLCD16_MASK 0x40u
bogdanm 73:1efda918f0ba 2581 #define LCD_WF8B_BPGLCD16_SHIFT 6
bogdanm 73:1efda918f0ba 2582 #define LCD_WF8B_BPGLCD1_MASK 0x40u
bogdanm 73:1efda918f0ba 2583 #define LCD_WF8B_BPGLCD1_SHIFT 6
bogdanm 73:1efda918f0ba 2584 #define LCD_WF8B_BPGLCD17_MASK 0x40u
bogdanm 73:1efda918f0ba 2585 #define LCD_WF8B_BPGLCD17_SHIFT 6
bogdanm 73:1efda918f0ba 2586 #define LCD_WF8B_BPGLCD50_MASK 0x40u
bogdanm 73:1efda918f0ba 2587 #define LCD_WF8B_BPGLCD50_SHIFT 6
bogdanm 73:1efda918f0ba 2588 #define LCD_WF8B_BPGLCD18_MASK 0x40u
bogdanm 73:1efda918f0ba 2589 #define LCD_WF8B_BPGLCD18_SHIFT 6
bogdanm 73:1efda918f0ba 2590 #define LCD_WF8B_BPGLCD19_MASK 0x40u
bogdanm 73:1efda918f0ba 2591 #define LCD_WF8B_BPGLCD19_SHIFT 6
bogdanm 73:1efda918f0ba 2592 #define LCD_WF8B_BPGLCD8_MASK 0x40u
bogdanm 73:1efda918f0ba 2593 #define LCD_WF8B_BPGLCD8_SHIFT 6
bogdanm 73:1efda918f0ba 2594 #define LCD_WF8B_BPGLCD49_MASK 0x40u
bogdanm 73:1efda918f0ba 2595 #define LCD_WF8B_BPGLCD49_SHIFT 6
bogdanm 73:1efda918f0ba 2596 #define LCD_WF8B_BPGLCD20_MASK 0x40u
bogdanm 73:1efda918f0ba 2597 #define LCD_WF8B_BPGLCD20_SHIFT 6
bogdanm 73:1efda918f0ba 2598 #define LCD_WF8B_BPGLCD9_MASK 0x40u
bogdanm 73:1efda918f0ba 2599 #define LCD_WF8B_BPGLCD9_SHIFT 6
bogdanm 73:1efda918f0ba 2600 #define LCD_WF8B_BPGLCD21_MASK 0x40u
bogdanm 73:1efda918f0ba 2601 #define LCD_WF8B_BPGLCD21_SHIFT 6
bogdanm 73:1efda918f0ba 2602 #define LCD_WF8B_BPGLCD13_MASK 0x40u
bogdanm 73:1efda918f0ba 2603 #define LCD_WF8B_BPGLCD13_SHIFT 6
bogdanm 73:1efda918f0ba 2604 #define LCD_WF8B_BPGLCD48_MASK 0x40u
bogdanm 73:1efda918f0ba 2605 #define LCD_WF8B_BPGLCD48_SHIFT 6
bogdanm 73:1efda918f0ba 2606 #define LCD_WF8B_BPGLCD22_MASK 0x40u
bogdanm 73:1efda918f0ba 2607 #define LCD_WF8B_BPGLCD22_SHIFT 6
bogdanm 73:1efda918f0ba 2608 #define LCD_WF8B_BPGLCD5_MASK 0x40u
bogdanm 73:1efda918f0ba 2609 #define LCD_WF8B_BPGLCD5_SHIFT 6
bogdanm 73:1efda918f0ba 2610 #define LCD_WF8B_BPGLCD47_MASK 0x40u
bogdanm 73:1efda918f0ba 2611 #define LCD_WF8B_BPGLCD47_SHIFT 6
bogdanm 73:1efda918f0ba 2612 #define LCD_WF8B_BPGLCD23_MASK 0x40u
bogdanm 73:1efda918f0ba 2613 #define LCD_WF8B_BPGLCD23_SHIFT 6
bogdanm 73:1efda918f0ba 2614 #define LCD_WF8B_BPGLCD24_MASK 0x40u
bogdanm 73:1efda918f0ba 2615 #define LCD_WF8B_BPGLCD24_SHIFT 6
bogdanm 73:1efda918f0ba 2616 #define LCD_WF8B_BPGLCD25_MASK 0x40u
bogdanm 73:1efda918f0ba 2617 #define LCD_WF8B_BPGLCD25_SHIFT 6
bogdanm 73:1efda918f0ba 2618 #define LCD_WF8B_BPGLCD46_MASK 0x40u
bogdanm 73:1efda918f0ba 2619 #define LCD_WF8B_BPGLCD46_SHIFT 6
bogdanm 73:1efda918f0ba 2620 #define LCD_WF8B_BPGLCD26_MASK 0x40u
bogdanm 73:1efda918f0ba 2621 #define LCD_WF8B_BPGLCD26_SHIFT 6
bogdanm 73:1efda918f0ba 2622 #define LCD_WF8B_BPGLCD27_MASK 0x40u
bogdanm 73:1efda918f0ba 2623 #define LCD_WF8B_BPGLCD27_SHIFT 6
bogdanm 73:1efda918f0ba 2624 #define LCD_WF8B_BPGLCD10_MASK 0x40u
bogdanm 73:1efda918f0ba 2625 #define LCD_WF8B_BPGLCD10_SHIFT 6
bogdanm 73:1efda918f0ba 2626 #define LCD_WF8B_BPGLCD45_MASK 0x40u
bogdanm 73:1efda918f0ba 2627 #define LCD_WF8B_BPGLCD45_SHIFT 6
bogdanm 73:1efda918f0ba 2628 #define LCD_WF8B_BPGLCD28_MASK 0x40u
bogdanm 73:1efda918f0ba 2629 #define LCD_WF8B_BPGLCD28_SHIFT 6
bogdanm 73:1efda918f0ba 2630 #define LCD_WF8B_BPGLCD29_MASK 0x40u
bogdanm 73:1efda918f0ba 2631 #define LCD_WF8B_BPGLCD29_SHIFT 6
bogdanm 73:1efda918f0ba 2632 #define LCD_WF8B_BPGLCD4_MASK 0x40u
bogdanm 73:1efda918f0ba 2633 #define LCD_WF8B_BPGLCD4_SHIFT 6
bogdanm 73:1efda918f0ba 2634 #define LCD_WF8B_BPGLCD44_MASK 0x40u
bogdanm 73:1efda918f0ba 2635 #define LCD_WF8B_BPGLCD44_SHIFT 6
bogdanm 73:1efda918f0ba 2636 #define LCD_WF8B_BPGLCD30_MASK 0x40u
bogdanm 73:1efda918f0ba 2637 #define LCD_WF8B_BPGLCD30_SHIFT 6
bogdanm 73:1efda918f0ba 2638 #define LCD_WF8B_BPGLCD2_MASK 0x40u
bogdanm 73:1efda918f0ba 2639 #define LCD_WF8B_BPGLCD2_SHIFT 6
bogdanm 73:1efda918f0ba 2640 #define LCD_WF8B_BPGLCD31_MASK 0x40u
bogdanm 73:1efda918f0ba 2641 #define LCD_WF8B_BPGLCD31_SHIFT 6
bogdanm 73:1efda918f0ba 2642 #define LCD_WF8B_BPGLCD43_MASK 0x40u
bogdanm 73:1efda918f0ba 2643 #define LCD_WF8B_BPGLCD43_SHIFT 6
bogdanm 73:1efda918f0ba 2644 #define LCD_WF8B_BPGLCD32_MASK 0x40u
bogdanm 73:1efda918f0ba 2645 #define LCD_WF8B_BPGLCD32_SHIFT 6
bogdanm 73:1efda918f0ba 2646 #define LCD_WF8B_BPGLCD33_MASK 0x40u
bogdanm 73:1efda918f0ba 2647 #define LCD_WF8B_BPGLCD33_SHIFT 6
bogdanm 73:1efda918f0ba 2648 #define LCD_WF8B_BPGLCD42_MASK 0x40u
bogdanm 73:1efda918f0ba 2649 #define LCD_WF8B_BPGLCD42_SHIFT 6
bogdanm 73:1efda918f0ba 2650 #define LCD_WF8B_BPGLCD34_MASK 0x40u
bogdanm 73:1efda918f0ba 2651 #define LCD_WF8B_BPGLCD34_SHIFT 6
bogdanm 73:1efda918f0ba 2652 #define LCD_WF8B_BPGLCD11_MASK 0x40u
bogdanm 73:1efda918f0ba 2653 #define LCD_WF8B_BPGLCD11_SHIFT 6
bogdanm 73:1efda918f0ba 2654 #define LCD_WF8B_BPGLCD35_MASK 0x40u
bogdanm 73:1efda918f0ba 2655 #define LCD_WF8B_BPGLCD35_SHIFT 6
bogdanm 73:1efda918f0ba 2656 #define LCD_WF8B_BPGLCD12_MASK 0x40u
bogdanm 73:1efda918f0ba 2657 #define LCD_WF8B_BPGLCD12_SHIFT 6
bogdanm 73:1efda918f0ba 2658 #define LCD_WF8B_BPGLCD41_MASK 0x40u
bogdanm 73:1efda918f0ba 2659 #define LCD_WF8B_BPGLCD41_SHIFT 6
bogdanm 73:1efda918f0ba 2660 #define LCD_WF8B_BPGLCD36_MASK 0x40u
bogdanm 73:1efda918f0ba 2661 #define LCD_WF8B_BPGLCD36_SHIFT 6
bogdanm 73:1efda918f0ba 2662 #define LCD_WF8B_BPGLCD3_MASK 0x40u
bogdanm 73:1efda918f0ba 2663 #define LCD_WF8B_BPGLCD3_SHIFT 6
bogdanm 73:1efda918f0ba 2664 #define LCD_WF8B_BPGLCD37_MASK 0x40u
bogdanm 73:1efda918f0ba 2665 #define LCD_WF8B_BPGLCD37_SHIFT 6
bogdanm 73:1efda918f0ba 2666 #define LCD_WF8B_BPGLCD40_MASK 0x40u
bogdanm 73:1efda918f0ba 2667 #define LCD_WF8B_BPGLCD40_SHIFT 6
bogdanm 73:1efda918f0ba 2668 #define LCD_WF8B_BPGLCD38_MASK 0x40u
bogdanm 73:1efda918f0ba 2669 #define LCD_WF8B_BPGLCD38_SHIFT 6
bogdanm 73:1efda918f0ba 2670 #define LCD_WF8B_BPGLCD39_MASK 0x40u
bogdanm 73:1efda918f0ba 2671 #define LCD_WF8B_BPGLCD39_SHIFT 6
bogdanm 73:1efda918f0ba 2672 #define LCD_WF8B_BPHLCD63_MASK 0x80u
bogdanm 73:1efda918f0ba 2673 #define LCD_WF8B_BPHLCD63_SHIFT 7
bogdanm 73:1efda918f0ba 2674 #define LCD_WF8B_BPHLCD62_MASK 0x80u
bogdanm 73:1efda918f0ba 2675 #define LCD_WF8B_BPHLCD62_SHIFT 7
bogdanm 73:1efda918f0ba 2676 #define LCD_WF8B_BPHLCD61_MASK 0x80u
bogdanm 73:1efda918f0ba 2677 #define LCD_WF8B_BPHLCD61_SHIFT 7
bogdanm 73:1efda918f0ba 2678 #define LCD_WF8B_BPHLCD60_MASK 0x80u
bogdanm 73:1efda918f0ba 2679 #define LCD_WF8B_BPHLCD60_SHIFT 7
bogdanm 73:1efda918f0ba 2680 #define LCD_WF8B_BPHLCD59_MASK 0x80u
bogdanm 73:1efda918f0ba 2681 #define LCD_WF8B_BPHLCD59_SHIFT 7
bogdanm 73:1efda918f0ba 2682 #define LCD_WF8B_BPHLCD58_MASK 0x80u
bogdanm 73:1efda918f0ba 2683 #define LCD_WF8B_BPHLCD58_SHIFT 7
bogdanm 73:1efda918f0ba 2684 #define LCD_WF8B_BPHLCD57_MASK 0x80u
bogdanm 73:1efda918f0ba 2685 #define LCD_WF8B_BPHLCD57_SHIFT 7
bogdanm 73:1efda918f0ba 2686 #define LCD_WF8B_BPHLCD0_MASK 0x80u
bogdanm 73:1efda918f0ba 2687 #define LCD_WF8B_BPHLCD0_SHIFT 7
bogdanm 73:1efda918f0ba 2688 #define LCD_WF8B_BPHLCD56_MASK 0x80u
bogdanm 73:1efda918f0ba 2689 #define LCD_WF8B_BPHLCD56_SHIFT 7
bogdanm 73:1efda918f0ba 2690 #define LCD_WF8B_BPHLCD55_MASK 0x80u
bogdanm 73:1efda918f0ba 2691 #define LCD_WF8B_BPHLCD55_SHIFT 7
bogdanm 73:1efda918f0ba 2692 #define LCD_WF8B_BPHLCD54_MASK 0x80u
bogdanm 73:1efda918f0ba 2693 #define LCD_WF8B_BPHLCD54_SHIFT 7
bogdanm 73:1efda918f0ba 2694 #define LCD_WF8B_BPHLCD53_MASK 0x80u
bogdanm 73:1efda918f0ba 2695 #define LCD_WF8B_BPHLCD53_SHIFT 7
bogdanm 73:1efda918f0ba 2696 #define LCD_WF8B_BPHLCD52_MASK 0x80u
bogdanm 73:1efda918f0ba 2697 #define LCD_WF8B_BPHLCD52_SHIFT 7
bogdanm 73:1efda918f0ba 2698 #define LCD_WF8B_BPHLCD51_MASK 0x80u
bogdanm 73:1efda918f0ba 2699 #define LCD_WF8B_BPHLCD51_SHIFT 7
bogdanm 73:1efda918f0ba 2700 #define LCD_WF8B_BPHLCD50_MASK 0x80u
bogdanm 73:1efda918f0ba 2701 #define LCD_WF8B_BPHLCD50_SHIFT 7
bogdanm 73:1efda918f0ba 2702 #define LCD_WF8B_BPHLCD1_MASK 0x80u
bogdanm 73:1efda918f0ba 2703 #define LCD_WF8B_BPHLCD1_SHIFT 7
bogdanm 73:1efda918f0ba 2704 #define LCD_WF8B_BPHLCD49_MASK 0x80u
bogdanm 73:1efda918f0ba 2705 #define LCD_WF8B_BPHLCD49_SHIFT 7
bogdanm 73:1efda918f0ba 2706 #define LCD_WF8B_BPHLCD48_MASK 0x80u
bogdanm 73:1efda918f0ba 2707 #define LCD_WF8B_BPHLCD48_SHIFT 7
bogdanm 73:1efda918f0ba 2708 #define LCD_WF8B_BPHLCD47_MASK 0x80u
bogdanm 73:1efda918f0ba 2709 #define LCD_WF8B_BPHLCD47_SHIFT 7
bogdanm 73:1efda918f0ba 2710 #define LCD_WF8B_BPHLCD46_MASK 0x80u
bogdanm 73:1efda918f0ba 2711 #define LCD_WF8B_BPHLCD46_SHIFT 7
bogdanm 73:1efda918f0ba 2712 #define LCD_WF8B_BPHLCD45_MASK 0x80u
bogdanm 73:1efda918f0ba 2713 #define LCD_WF8B_BPHLCD45_SHIFT 7
bogdanm 73:1efda918f0ba 2714 #define LCD_WF8B_BPHLCD44_MASK 0x80u
bogdanm 73:1efda918f0ba 2715 #define LCD_WF8B_BPHLCD44_SHIFT 7
bogdanm 73:1efda918f0ba 2716 #define LCD_WF8B_BPHLCD43_MASK 0x80u
bogdanm 73:1efda918f0ba 2717 #define LCD_WF8B_BPHLCD43_SHIFT 7
bogdanm 73:1efda918f0ba 2718 #define LCD_WF8B_BPHLCD2_MASK 0x80u
bogdanm 73:1efda918f0ba 2719 #define LCD_WF8B_BPHLCD2_SHIFT 7
bogdanm 73:1efda918f0ba 2720 #define LCD_WF8B_BPHLCD42_MASK 0x80u
bogdanm 73:1efda918f0ba 2721 #define LCD_WF8B_BPHLCD42_SHIFT 7
bogdanm 73:1efda918f0ba 2722 #define LCD_WF8B_BPHLCD41_MASK 0x80u
bogdanm 73:1efda918f0ba 2723 #define LCD_WF8B_BPHLCD41_SHIFT 7
bogdanm 73:1efda918f0ba 2724 #define LCD_WF8B_BPHLCD40_MASK 0x80u
bogdanm 73:1efda918f0ba 2725 #define LCD_WF8B_BPHLCD40_SHIFT 7
bogdanm 73:1efda918f0ba 2726 #define LCD_WF8B_BPHLCD39_MASK 0x80u
bogdanm 73:1efda918f0ba 2727 #define LCD_WF8B_BPHLCD39_SHIFT 7
bogdanm 73:1efda918f0ba 2728 #define LCD_WF8B_BPHLCD38_MASK 0x80u
bogdanm 73:1efda918f0ba 2729 #define LCD_WF8B_BPHLCD38_SHIFT 7
bogdanm 73:1efda918f0ba 2730 #define LCD_WF8B_BPHLCD37_MASK 0x80u
bogdanm 73:1efda918f0ba 2731 #define LCD_WF8B_BPHLCD37_SHIFT 7
bogdanm 73:1efda918f0ba 2732 #define LCD_WF8B_BPHLCD36_MASK 0x80u
bogdanm 73:1efda918f0ba 2733 #define LCD_WF8B_BPHLCD36_SHIFT 7
bogdanm 73:1efda918f0ba 2734 #define LCD_WF8B_BPHLCD3_MASK 0x80u
bogdanm 73:1efda918f0ba 2735 #define LCD_WF8B_BPHLCD3_SHIFT 7
bogdanm 73:1efda918f0ba 2736 #define LCD_WF8B_BPHLCD35_MASK 0x80u
bogdanm 73:1efda918f0ba 2737 #define LCD_WF8B_BPHLCD35_SHIFT 7
bogdanm 73:1efda918f0ba 2738 #define LCD_WF8B_BPHLCD34_MASK 0x80u
bogdanm 73:1efda918f0ba 2739 #define LCD_WF8B_BPHLCD34_SHIFT 7
bogdanm 73:1efda918f0ba 2740 #define LCD_WF8B_BPHLCD33_MASK 0x80u
bogdanm 73:1efda918f0ba 2741 #define LCD_WF8B_BPHLCD33_SHIFT 7
bogdanm 73:1efda918f0ba 2742 #define LCD_WF8B_BPHLCD32_MASK 0x80u
bogdanm 73:1efda918f0ba 2743 #define LCD_WF8B_BPHLCD32_SHIFT 7
bogdanm 73:1efda918f0ba 2744 #define LCD_WF8B_BPHLCD31_MASK 0x80u
bogdanm 73:1efda918f0ba 2745 #define LCD_WF8B_BPHLCD31_SHIFT 7
bogdanm 73:1efda918f0ba 2746 #define LCD_WF8B_BPHLCD30_MASK 0x80u
bogdanm 73:1efda918f0ba 2747 #define LCD_WF8B_BPHLCD30_SHIFT 7
bogdanm 73:1efda918f0ba 2748 #define LCD_WF8B_BPHLCD29_MASK 0x80u
bogdanm 73:1efda918f0ba 2749 #define LCD_WF8B_BPHLCD29_SHIFT 7
bogdanm 73:1efda918f0ba 2750 #define LCD_WF8B_BPHLCD4_MASK 0x80u
bogdanm 73:1efda918f0ba 2751 #define LCD_WF8B_BPHLCD4_SHIFT 7
bogdanm 73:1efda918f0ba 2752 #define LCD_WF8B_BPHLCD28_MASK 0x80u
bogdanm 73:1efda918f0ba 2753 #define LCD_WF8B_BPHLCD28_SHIFT 7
bogdanm 73:1efda918f0ba 2754 #define LCD_WF8B_BPHLCD27_MASK 0x80u
bogdanm 73:1efda918f0ba 2755 #define LCD_WF8B_BPHLCD27_SHIFT 7
bogdanm 73:1efda918f0ba 2756 #define LCD_WF8B_BPHLCD26_MASK 0x80u
bogdanm 73:1efda918f0ba 2757 #define LCD_WF8B_BPHLCD26_SHIFT 7
bogdanm 73:1efda918f0ba 2758 #define LCD_WF8B_BPHLCD25_MASK 0x80u
bogdanm 73:1efda918f0ba 2759 #define LCD_WF8B_BPHLCD25_SHIFT 7
bogdanm 73:1efda918f0ba 2760 #define LCD_WF8B_BPHLCD24_MASK 0x80u
bogdanm 73:1efda918f0ba 2761 #define LCD_WF8B_BPHLCD24_SHIFT 7
bogdanm 73:1efda918f0ba 2762 #define LCD_WF8B_BPHLCD23_MASK 0x80u
bogdanm 73:1efda918f0ba 2763 #define LCD_WF8B_BPHLCD23_SHIFT 7
bogdanm 73:1efda918f0ba 2764 #define LCD_WF8B_BPHLCD22_MASK 0x80u
bogdanm 73:1efda918f0ba 2765 #define LCD_WF8B_BPHLCD22_SHIFT 7
bogdanm 73:1efda918f0ba 2766 #define LCD_WF8B_BPHLCD5_MASK 0x80u
bogdanm 73:1efda918f0ba 2767 #define LCD_WF8B_BPHLCD5_SHIFT 7
bogdanm 73:1efda918f0ba 2768 #define LCD_WF8B_BPHLCD21_MASK 0x80u
bogdanm 73:1efda918f0ba 2769 #define LCD_WF8B_BPHLCD21_SHIFT 7
bogdanm 73:1efda918f0ba 2770 #define LCD_WF8B_BPHLCD20_MASK 0x80u
bogdanm 73:1efda918f0ba 2771 #define LCD_WF8B_BPHLCD20_SHIFT 7
bogdanm 73:1efda918f0ba 2772 #define LCD_WF8B_BPHLCD19_MASK 0x80u
bogdanm 73:1efda918f0ba 2773 #define LCD_WF8B_BPHLCD19_SHIFT 7
bogdanm 73:1efda918f0ba 2774 #define LCD_WF8B_BPHLCD18_MASK 0x80u
bogdanm 73:1efda918f0ba 2775 #define LCD_WF8B_BPHLCD18_SHIFT 7
bogdanm 73:1efda918f0ba 2776 #define LCD_WF8B_BPHLCD17_MASK 0x80u
bogdanm 73:1efda918f0ba 2777 #define LCD_WF8B_BPHLCD17_SHIFT 7
bogdanm 73:1efda918f0ba 2778 #define LCD_WF8B_BPHLCD16_MASK 0x80u
bogdanm 73:1efda918f0ba 2779 #define LCD_WF8B_BPHLCD16_SHIFT 7
bogdanm 73:1efda918f0ba 2780 #define LCD_WF8B_BPHLCD15_MASK 0x80u
bogdanm 73:1efda918f0ba 2781 #define LCD_WF8B_BPHLCD15_SHIFT 7
bogdanm 73:1efda918f0ba 2782 #define LCD_WF8B_BPHLCD6_MASK 0x80u
bogdanm 73:1efda918f0ba 2783 #define LCD_WF8B_BPHLCD6_SHIFT 7
bogdanm 73:1efda918f0ba 2784 #define LCD_WF8B_BPHLCD14_MASK 0x80u
bogdanm 73:1efda918f0ba 2785 #define LCD_WF8B_BPHLCD14_SHIFT 7
bogdanm 73:1efda918f0ba 2786 #define LCD_WF8B_BPHLCD13_MASK 0x80u
bogdanm 73:1efda918f0ba 2787 #define LCD_WF8B_BPHLCD13_SHIFT 7
bogdanm 73:1efda918f0ba 2788 #define LCD_WF8B_BPHLCD12_MASK 0x80u
bogdanm 73:1efda918f0ba 2789 #define LCD_WF8B_BPHLCD12_SHIFT 7
bogdanm 73:1efda918f0ba 2790 #define LCD_WF8B_BPHLCD11_MASK 0x80u
bogdanm 73:1efda918f0ba 2791 #define LCD_WF8B_BPHLCD11_SHIFT 7
bogdanm 73:1efda918f0ba 2792 #define LCD_WF8B_BPHLCD10_MASK 0x80u
bogdanm 73:1efda918f0ba 2793 #define LCD_WF8B_BPHLCD10_SHIFT 7
bogdanm 73:1efda918f0ba 2794 #define LCD_WF8B_BPHLCD9_MASK 0x80u
bogdanm 73:1efda918f0ba 2795 #define LCD_WF8B_BPHLCD9_SHIFT 7
bogdanm 73:1efda918f0ba 2796 #define LCD_WF8B_BPHLCD8_MASK 0x80u
bogdanm 73:1efda918f0ba 2797 #define LCD_WF8B_BPHLCD8_SHIFT 7
bogdanm 73:1efda918f0ba 2798 #define LCD_WF8B_BPHLCD7_MASK 0x80u
bogdanm 73:1efda918f0ba 2799 #define LCD_WF8B_BPHLCD7_SHIFT 7
bogdanm 73:1efda918f0ba 2800
bogdanm 73:1efda918f0ba 2801 /**
bogdanm 73:1efda918f0ba 2802 * @}
bogdanm 73:1efda918f0ba 2803 */ /* end of group LCD_Register_Masks */
bogdanm 73:1efda918f0ba 2804
bogdanm 73:1efda918f0ba 2805
bogdanm 73:1efda918f0ba 2806 /* LCD - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 2807 /** Peripheral LCD base address */
bogdanm 73:1efda918f0ba 2808 #define LCD_BASE (0x40053000u)
bogdanm 73:1efda918f0ba 2809 /** Peripheral LCD base pointer */
bogdanm 73:1efda918f0ba 2810 #define LCD ((LCD_Type *)LCD_BASE)
bogdanm 73:1efda918f0ba 2811 /** Array initializer of LCD peripheral base pointers */
bogdanm 73:1efda918f0ba 2812 #define LCD_BASES { LCD }
bogdanm 73:1efda918f0ba 2813
bogdanm 73:1efda918f0ba 2814 /**
bogdanm 73:1efda918f0ba 2815 * @}
bogdanm 73:1efda918f0ba 2816 */ /* end of group LCD_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 2817
bogdanm 73:1efda918f0ba 2818
bogdanm 73:1efda918f0ba 2819 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 2820 -- LLWU Peripheral Access Layer
bogdanm 73:1efda918f0ba 2821 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 2822
bogdanm 73:1efda918f0ba 2823 /**
bogdanm 73:1efda918f0ba 2824 * @addtogroup LLWU_Peripheral_Access_Layer LLWU Peripheral Access Layer
bogdanm 73:1efda918f0ba 2825 * @{
bogdanm 73:1efda918f0ba 2826 */
bogdanm 73:1efda918f0ba 2827
bogdanm 73:1efda918f0ba 2828 /** LLWU - Register Layout Typedef */
bogdanm 73:1efda918f0ba 2829 typedef struct {
bogdanm 73:1efda918f0ba 2830 __IO uint8_t PE1; /**< LLWU Pin Enable 1 register, offset: 0x0 */
bogdanm 73:1efda918f0ba 2831 __IO uint8_t PE2; /**< LLWU Pin Enable 2 register, offset: 0x1 */
bogdanm 73:1efda918f0ba 2832 __IO uint8_t PE3; /**< LLWU Pin Enable 3 register, offset: 0x2 */
bogdanm 73:1efda918f0ba 2833 __IO uint8_t PE4; /**< LLWU Pin Enable 4 register, offset: 0x3 */
bogdanm 73:1efda918f0ba 2834 __IO uint8_t ME; /**< LLWU Module Enable register, offset: 0x4 */
bogdanm 73:1efda918f0ba 2835 __IO uint8_t F1; /**< LLWU Flag 1 register, offset: 0x5 */
bogdanm 73:1efda918f0ba 2836 __IO uint8_t F2; /**< LLWU Flag 2 register, offset: 0x6 */
bogdanm 73:1efda918f0ba 2837 __I uint8_t F3; /**< LLWU Flag 3 register, offset: 0x7 */
bogdanm 73:1efda918f0ba 2838 __IO uint8_t FILT1; /**< LLWU Pin Filter 1 register, offset: 0x8 */
bogdanm 73:1efda918f0ba 2839 __IO uint8_t FILT2; /**< LLWU Pin Filter 2 register, offset: 0x9 */
bogdanm 73:1efda918f0ba 2840 } LLWU_Type;
bogdanm 73:1efda918f0ba 2841
bogdanm 73:1efda918f0ba 2842 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 2843 -- LLWU Register Masks
bogdanm 73:1efda918f0ba 2844 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 2845
bogdanm 73:1efda918f0ba 2846 /**
bogdanm 73:1efda918f0ba 2847 * @addtogroup LLWU_Register_Masks LLWU Register Masks
bogdanm 73:1efda918f0ba 2848 * @{
bogdanm 73:1efda918f0ba 2849 */
bogdanm 73:1efda918f0ba 2850
bogdanm 73:1efda918f0ba 2851 /* PE1 Bit Fields */
bogdanm 73:1efda918f0ba 2852 #define LLWU_PE1_WUPE0_MASK 0x3u
bogdanm 73:1efda918f0ba 2853 #define LLWU_PE1_WUPE0_SHIFT 0
bogdanm 73:1efda918f0ba 2854 #define LLWU_PE1_WUPE0(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE0_SHIFT))&LLWU_PE1_WUPE0_MASK)
bogdanm 73:1efda918f0ba 2855 #define LLWU_PE1_WUPE1_MASK 0xCu
bogdanm 73:1efda918f0ba 2856 #define LLWU_PE1_WUPE1_SHIFT 2
bogdanm 73:1efda918f0ba 2857 #define LLWU_PE1_WUPE1(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE1_SHIFT))&LLWU_PE1_WUPE1_MASK)
bogdanm 73:1efda918f0ba 2858 #define LLWU_PE1_WUPE2_MASK 0x30u
bogdanm 73:1efda918f0ba 2859 #define LLWU_PE1_WUPE2_SHIFT 4
bogdanm 73:1efda918f0ba 2860 #define LLWU_PE1_WUPE2(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE2_SHIFT))&LLWU_PE1_WUPE2_MASK)
bogdanm 73:1efda918f0ba 2861 #define LLWU_PE1_WUPE3_MASK 0xC0u
bogdanm 73:1efda918f0ba 2862 #define LLWU_PE1_WUPE3_SHIFT 6
bogdanm 73:1efda918f0ba 2863 #define LLWU_PE1_WUPE3(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE3_SHIFT))&LLWU_PE1_WUPE3_MASK)
bogdanm 73:1efda918f0ba 2864 /* PE2 Bit Fields */
bogdanm 73:1efda918f0ba 2865 #define LLWU_PE2_WUPE4_MASK 0x3u
bogdanm 73:1efda918f0ba 2866 #define LLWU_PE2_WUPE4_SHIFT 0
bogdanm 73:1efda918f0ba 2867 #define LLWU_PE2_WUPE4(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE4_SHIFT))&LLWU_PE2_WUPE4_MASK)
bogdanm 73:1efda918f0ba 2868 #define LLWU_PE2_WUPE5_MASK 0xCu
bogdanm 73:1efda918f0ba 2869 #define LLWU_PE2_WUPE5_SHIFT 2
bogdanm 73:1efda918f0ba 2870 #define LLWU_PE2_WUPE5(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE5_SHIFT))&LLWU_PE2_WUPE5_MASK)
bogdanm 73:1efda918f0ba 2871 #define LLWU_PE2_WUPE6_MASK 0x30u
bogdanm 73:1efda918f0ba 2872 #define LLWU_PE2_WUPE6_SHIFT 4
bogdanm 73:1efda918f0ba 2873 #define LLWU_PE2_WUPE6(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE6_SHIFT))&LLWU_PE2_WUPE6_MASK)
bogdanm 73:1efda918f0ba 2874 #define LLWU_PE2_WUPE7_MASK 0xC0u
bogdanm 73:1efda918f0ba 2875 #define LLWU_PE2_WUPE7_SHIFT 6
bogdanm 73:1efda918f0ba 2876 #define LLWU_PE2_WUPE7(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE7_SHIFT))&LLWU_PE2_WUPE7_MASK)
bogdanm 73:1efda918f0ba 2877 /* PE3 Bit Fields */
bogdanm 73:1efda918f0ba 2878 #define LLWU_PE3_WUPE8_MASK 0x3u
bogdanm 73:1efda918f0ba 2879 #define LLWU_PE3_WUPE8_SHIFT 0
bogdanm 73:1efda918f0ba 2880 #define LLWU_PE3_WUPE8(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE8_SHIFT))&LLWU_PE3_WUPE8_MASK)
bogdanm 73:1efda918f0ba 2881 #define LLWU_PE3_WUPE9_MASK 0xCu
bogdanm 73:1efda918f0ba 2882 #define LLWU_PE3_WUPE9_SHIFT 2
bogdanm 73:1efda918f0ba 2883 #define LLWU_PE3_WUPE9(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE9_SHIFT))&LLWU_PE3_WUPE9_MASK)
bogdanm 73:1efda918f0ba 2884 #define LLWU_PE3_WUPE10_MASK 0x30u
bogdanm 73:1efda918f0ba 2885 #define LLWU_PE3_WUPE10_SHIFT 4
bogdanm 73:1efda918f0ba 2886 #define LLWU_PE3_WUPE10(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE10_SHIFT))&LLWU_PE3_WUPE10_MASK)
bogdanm 73:1efda918f0ba 2887 #define LLWU_PE3_WUPE11_MASK 0xC0u
bogdanm 73:1efda918f0ba 2888 #define LLWU_PE3_WUPE11_SHIFT 6
bogdanm 73:1efda918f0ba 2889 #define LLWU_PE3_WUPE11(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE11_SHIFT))&LLWU_PE3_WUPE11_MASK)
bogdanm 73:1efda918f0ba 2890 /* PE4 Bit Fields */
bogdanm 73:1efda918f0ba 2891 #define LLWU_PE4_WUPE12_MASK 0x3u
bogdanm 73:1efda918f0ba 2892 #define LLWU_PE4_WUPE12_SHIFT 0
bogdanm 73:1efda918f0ba 2893 #define LLWU_PE4_WUPE12(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE12_SHIFT))&LLWU_PE4_WUPE12_MASK)
bogdanm 73:1efda918f0ba 2894 #define LLWU_PE4_WUPE13_MASK 0xCu
bogdanm 73:1efda918f0ba 2895 #define LLWU_PE4_WUPE13_SHIFT 2
bogdanm 73:1efda918f0ba 2896 #define LLWU_PE4_WUPE13(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE13_SHIFT))&LLWU_PE4_WUPE13_MASK)
bogdanm 73:1efda918f0ba 2897 #define LLWU_PE4_WUPE14_MASK 0x30u
bogdanm 73:1efda918f0ba 2898 #define LLWU_PE4_WUPE14_SHIFT 4
bogdanm 73:1efda918f0ba 2899 #define LLWU_PE4_WUPE14(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE14_SHIFT))&LLWU_PE4_WUPE14_MASK)
bogdanm 73:1efda918f0ba 2900 #define LLWU_PE4_WUPE15_MASK 0xC0u
bogdanm 73:1efda918f0ba 2901 #define LLWU_PE4_WUPE15_SHIFT 6
bogdanm 73:1efda918f0ba 2902 #define LLWU_PE4_WUPE15(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE15_SHIFT))&LLWU_PE4_WUPE15_MASK)
bogdanm 73:1efda918f0ba 2903 /* ME Bit Fields */
bogdanm 73:1efda918f0ba 2904 #define LLWU_ME_WUME0_MASK 0x1u
bogdanm 73:1efda918f0ba 2905 #define LLWU_ME_WUME0_SHIFT 0
bogdanm 73:1efda918f0ba 2906 #define LLWU_ME_WUME1_MASK 0x2u
bogdanm 73:1efda918f0ba 2907 #define LLWU_ME_WUME1_SHIFT 1
bogdanm 73:1efda918f0ba 2908 #define LLWU_ME_WUME2_MASK 0x4u
bogdanm 73:1efda918f0ba 2909 #define LLWU_ME_WUME2_SHIFT 2
bogdanm 73:1efda918f0ba 2910 #define LLWU_ME_WUME3_MASK 0x8u
bogdanm 73:1efda918f0ba 2911 #define LLWU_ME_WUME3_SHIFT 3
bogdanm 73:1efda918f0ba 2912 #define LLWU_ME_WUME4_MASK 0x10u
bogdanm 73:1efda918f0ba 2913 #define LLWU_ME_WUME4_SHIFT 4
bogdanm 73:1efda918f0ba 2914 #define LLWU_ME_WUME5_MASK 0x20u
bogdanm 73:1efda918f0ba 2915 #define LLWU_ME_WUME5_SHIFT 5
bogdanm 73:1efda918f0ba 2916 #define LLWU_ME_WUME6_MASK 0x40u
bogdanm 73:1efda918f0ba 2917 #define LLWU_ME_WUME6_SHIFT 6
bogdanm 73:1efda918f0ba 2918 #define LLWU_ME_WUME7_MASK 0x80u
bogdanm 73:1efda918f0ba 2919 #define LLWU_ME_WUME7_SHIFT 7
bogdanm 73:1efda918f0ba 2920 /* F1 Bit Fields */
bogdanm 73:1efda918f0ba 2921 #define LLWU_F1_WUF0_MASK 0x1u
bogdanm 73:1efda918f0ba 2922 #define LLWU_F1_WUF0_SHIFT 0
bogdanm 73:1efda918f0ba 2923 #define LLWU_F1_WUF1_MASK 0x2u
bogdanm 73:1efda918f0ba 2924 #define LLWU_F1_WUF1_SHIFT 1
bogdanm 73:1efda918f0ba 2925 #define LLWU_F1_WUF2_MASK 0x4u
bogdanm 73:1efda918f0ba 2926 #define LLWU_F1_WUF2_SHIFT 2
bogdanm 73:1efda918f0ba 2927 #define LLWU_F1_WUF3_MASK 0x8u
bogdanm 73:1efda918f0ba 2928 #define LLWU_F1_WUF3_SHIFT 3
bogdanm 73:1efda918f0ba 2929 #define LLWU_F1_WUF4_MASK 0x10u
bogdanm 73:1efda918f0ba 2930 #define LLWU_F1_WUF4_SHIFT 4
bogdanm 73:1efda918f0ba 2931 #define LLWU_F1_WUF5_MASK 0x20u
bogdanm 73:1efda918f0ba 2932 #define LLWU_F1_WUF5_SHIFT 5
bogdanm 73:1efda918f0ba 2933 #define LLWU_F1_WUF6_MASK 0x40u
bogdanm 73:1efda918f0ba 2934 #define LLWU_F1_WUF6_SHIFT 6
bogdanm 73:1efda918f0ba 2935 #define LLWU_F1_WUF7_MASK 0x80u
bogdanm 73:1efda918f0ba 2936 #define LLWU_F1_WUF7_SHIFT 7
bogdanm 73:1efda918f0ba 2937 /* F2 Bit Fields */
bogdanm 73:1efda918f0ba 2938 #define LLWU_F2_WUF8_MASK 0x1u
bogdanm 73:1efda918f0ba 2939 #define LLWU_F2_WUF8_SHIFT 0
bogdanm 73:1efda918f0ba 2940 #define LLWU_F2_WUF9_MASK 0x2u
bogdanm 73:1efda918f0ba 2941 #define LLWU_F2_WUF9_SHIFT 1
bogdanm 73:1efda918f0ba 2942 #define LLWU_F2_WUF10_MASK 0x4u
bogdanm 73:1efda918f0ba 2943 #define LLWU_F2_WUF10_SHIFT 2
bogdanm 73:1efda918f0ba 2944 #define LLWU_F2_WUF11_MASK 0x8u
bogdanm 73:1efda918f0ba 2945 #define LLWU_F2_WUF11_SHIFT 3
bogdanm 73:1efda918f0ba 2946 #define LLWU_F2_WUF12_MASK 0x10u
bogdanm 73:1efda918f0ba 2947 #define LLWU_F2_WUF12_SHIFT 4
bogdanm 73:1efda918f0ba 2948 #define LLWU_F2_WUF13_MASK 0x20u
bogdanm 73:1efda918f0ba 2949 #define LLWU_F2_WUF13_SHIFT 5
bogdanm 73:1efda918f0ba 2950 #define LLWU_F2_WUF14_MASK 0x40u
bogdanm 73:1efda918f0ba 2951 #define LLWU_F2_WUF14_SHIFT 6
bogdanm 73:1efda918f0ba 2952 #define LLWU_F2_WUF15_MASK 0x80u
bogdanm 73:1efda918f0ba 2953 #define LLWU_F2_WUF15_SHIFT 7
bogdanm 73:1efda918f0ba 2954 /* F3 Bit Fields */
bogdanm 73:1efda918f0ba 2955 #define LLWU_F3_MWUF0_MASK 0x1u
bogdanm 73:1efda918f0ba 2956 #define LLWU_F3_MWUF0_SHIFT 0
bogdanm 73:1efda918f0ba 2957 #define LLWU_F3_MWUF1_MASK 0x2u
bogdanm 73:1efda918f0ba 2958 #define LLWU_F3_MWUF1_SHIFT 1
bogdanm 73:1efda918f0ba 2959 #define LLWU_F3_MWUF2_MASK 0x4u
bogdanm 73:1efda918f0ba 2960 #define LLWU_F3_MWUF2_SHIFT 2
bogdanm 73:1efda918f0ba 2961 #define LLWU_F3_MWUF3_MASK 0x8u
bogdanm 73:1efda918f0ba 2962 #define LLWU_F3_MWUF3_SHIFT 3
bogdanm 73:1efda918f0ba 2963 #define LLWU_F3_MWUF4_MASK 0x10u
bogdanm 73:1efda918f0ba 2964 #define LLWU_F3_MWUF4_SHIFT 4
bogdanm 73:1efda918f0ba 2965 #define LLWU_F3_MWUF5_MASK 0x20u
bogdanm 73:1efda918f0ba 2966 #define LLWU_F3_MWUF5_SHIFT 5
bogdanm 73:1efda918f0ba 2967 #define LLWU_F3_MWUF6_MASK 0x40u
bogdanm 73:1efda918f0ba 2968 #define LLWU_F3_MWUF6_SHIFT 6
bogdanm 73:1efda918f0ba 2969 #define LLWU_F3_MWUF7_MASK 0x80u
bogdanm 73:1efda918f0ba 2970 #define LLWU_F3_MWUF7_SHIFT 7
bogdanm 73:1efda918f0ba 2971 /* FILT1 Bit Fields */
bogdanm 73:1efda918f0ba 2972 #define LLWU_FILT1_FILTSEL_MASK 0xFu
bogdanm 73:1efda918f0ba 2973 #define LLWU_FILT1_FILTSEL_SHIFT 0
bogdanm 73:1efda918f0ba 2974 #define LLWU_FILT1_FILTSEL(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT1_FILTSEL_SHIFT))&LLWU_FILT1_FILTSEL_MASK)
bogdanm 73:1efda918f0ba 2975 #define LLWU_FILT1_FILTE_MASK 0x60u
bogdanm 73:1efda918f0ba 2976 #define LLWU_FILT1_FILTE_SHIFT 5
bogdanm 73:1efda918f0ba 2977 #define LLWU_FILT1_FILTE(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT1_FILTE_SHIFT))&LLWU_FILT1_FILTE_MASK)
bogdanm 73:1efda918f0ba 2978 #define LLWU_FILT1_FILTF_MASK 0x80u
bogdanm 73:1efda918f0ba 2979 #define LLWU_FILT1_FILTF_SHIFT 7
bogdanm 73:1efda918f0ba 2980 /* FILT2 Bit Fields */
bogdanm 73:1efda918f0ba 2981 #define LLWU_FILT2_FILTSEL_MASK 0xFu
bogdanm 73:1efda918f0ba 2982 #define LLWU_FILT2_FILTSEL_SHIFT 0
bogdanm 73:1efda918f0ba 2983 #define LLWU_FILT2_FILTSEL(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTSEL_SHIFT))&LLWU_FILT2_FILTSEL_MASK)
bogdanm 73:1efda918f0ba 2984 #define LLWU_FILT2_FILTE_MASK 0x60u
bogdanm 73:1efda918f0ba 2985 #define LLWU_FILT2_FILTE_SHIFT 5
bogdanm 73:1efda918f0ba 2986 #define LLWU_FILT2_FILTE(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTE_SHIFT))&LLWU_FILT2_FILTE_MASK)
bogdanm 73:1efda918f0ba 2987 #define LLWU_FILT2_FILTF_MASK 0x80u
bogdanm 73:1efda918f0ba 2988 #define LLWU_FILT2_FILTF_SHIFT 7
bogdanm 73:1efda918f0ba 2989
bogdanm 73:1efda918f0ba 2990 /**
bogdanm 73:1efda918f0ba 2991 * @}
bogdanm 73:1efda918f0ba 2992 */ /* end of group LLWU_Register_Masks */
bogdanm 73:1efda918f0ba 2993
bogdanm 73:1efda918f0ba 2994
bogdanm 73:1efda918f0ba 2995 /* LLWU - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 2996 /** Peripheral LLWU base address */
bogdanm 73:1efda918f0ba 2997 #define LLWU_BASE (0x4007C000u)
bogdanm 73:1efda918f0ba 2998 /** Peripheral LLWU base pointer */
bogdanm 73:1efda918f0ba 2999 #define LLWU ((LLWU_Type *)LLWU_BASE)
bogdanm 73:1efda918f0ba 3000 /** Array initializer of LLWU peripheral base pointers */
bogdanm 73:1efda918f0ba 3001 #define LLWU_BASES { LLWU }
bogdanm 73:1efda918f0ba 3002
bogdanm 73:1efda918f0ba 3003 /**
bogdanm 73:1efda918f0ba 3004 * @}
bogdanm 73:1efda918f0ba 3005 */ /* end of group LLWU_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 3006
bogdanm 73:1efda918f0ba 3007
bogdanm 73:1efda918f0ba 3008 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3009 -- LPTMR Peripheral Access Layer
bogdanm 73:1efda918f0ba 3010 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3011
bogdanm 73:1efda918f0ba 3012 /**
bogdanm 73:1efda918f0ba 3013 * @addtogroup LPTMR_Peripheral_Access_Layer LPTMR Peripheral Access Layer
bogdanm 73:1efda918f0ba 3014 * @{
bogdanm 73:1efda918f0ba 3015 */
bogdanm 73:1efda918f0ba 3016
bogdanm 73:1efda918f0ba 3017 /** LPTMR - Register Layout Typedef */
bogdanm 73:1efda918f0ba 3018 typedef struct {
bogdanm 73:1efda918f0ba 3019 __IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 3020 __IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
bogdanm 73:1efda918f0ba 3021 __IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
bogdanm 73:1efda918f0ba 3022 __I uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
bogdanm 73:1efda918f0ba 3023 } LPTMR_Type;
bogdanm 73:1efda918f0ba 3024
bogdanm 73:1efda918f0ba 3025 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3026 -- LPTMR Register Masks
bogdanm 73:1efda918f0ba 3027 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3028
bogdanm 73:1efda918f0ba 3029 /**
bogdanm 73:1efda918f0ba 3030 * @addtogroup LPTMR_Register_Masks LPTMR Register Masks
bogdanm 73:1efda918f0ba 3031 * @{
bogdanm 73:1efda918f0ba 3032 */
bogdanm 73:1efda918f0ba 3033
bogdanm 73:1efda918f0ba 3034 /* CSR Bit Fields */
bogdanm 73:1efda918f0ba 3035 #define LPTMR_CSR_TEN_MASK 0x1u
bogdanm 73:1efda918f0ba 3036 #define LPTMR_CSR_TEN_SHIFT 0
bogdanm 73:1efda918f0ba 3037 #define LPTMR_CSR_TMS_MASK 0x2u
bogdanm 73:1efda918f0ba 3038 #define LPTMR_CSR_TMS_SHIFT 1
bogdanm 73:1efda918f0ba 3039 #define LPTMR_CSR_TFC_MASK 0x4u
bogdanm 73:1efda918f0ba 3040 #define LPTMR_CSR_TFC_SHIFT 2
bogdanm 73:1efda918f0ba 3041 #define LPTMR_CSR_TPP_MASK 0x8u
bogdanm 73:1efda918f0ba 3042 #define LPTMR_CSR_TPP_SHIFT 3
bogdanm 73:1efda918f0ba 3043 #define LPTMR_CSR_TPS_MASK 0x30u
bogdanm 73:1efda918f0ba 3044 #define LPTMR_CSR_TPS_SHIFT 4
bogdanm 73:1efda918f0ba 3045 #define LPTMR_CSR_TPS(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TPS_SHIFT))&LPTMR_CSR_TPS_MASK)
bogdanm 73:1efda918f0ba 3046 #define LPTMR_CSR_TIE_MASK 0x40u
bogdanm 73:1efda918f0ba 3047 #define LPTMR_CSR_TIE_SHIFT 6
bogdanm 73:1efda918f0ba 3048 #define LPTMR_CSR_TCF_MASK 0x80u
bogdanm 73:1efda918f0ba 3049 #define LPTMR_CSR_TCF_SHIFT 7
bogdanm 73:1efda918f0ba 3050 /* PSR Bit Fields */
bogdanm 73:1efda918f0ba 3051 #define LPTMR_PSR_PCS_MASK 0x3u
bogdanm 73:1efda918f0ba 3052 #define LPTMR_PSR_PCS_SHIFT 0
bogdanm 73:1efda918f0ba 3053 #define LPTMR_PSR_PCS(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PCS_SHIFT))&LPTMR_PSR_PCS_MASK)
bogdanm 73:1efda918f0ba 3054 #define LPTMR_PSR_PBYP_MASK 0x4u
bogdanm 73:1efda918f0ba 3055 #define LPTMR_PSR_PBYP_SHIFT 2
bogdanm 73:1efda918f0ba 3056 #define LPTMR_PSR_PRESCALE_MASK 0x78u
bogdanm 73:1efda918f0ba 3057 #define LPTMR_PSR_PRESCALE_SHIFT 3
bogdanm 73:1efda918f0ba 3058 #define LPTMR_PSR_PRESCALE(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PRESCALE_SHIFT))&LPTMR_PSR_PRESCALE_MASK)
bogdanm 73:1efda918f0ba 3059 /* CMR Bit Fields */
bogdanm 73:1efda918f0ba 3060 #define LPTMR_CMR_COMPARE_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 3061 #define LPTMR_CMR_COMPARE_SHIFT 0
bogdanm 73:1efda918f0ba 3062 #define LPTMR_CMR_COMPARE(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CMR_COMPARE_SHIFT))&LPTMR_CMR_COMPARE_MASK)
bogdanm 73:1efda918f0ba 3063 /* CNR Bit Fields */
bogdanm 73:1efda918f0ba 3064 #define LPTMR_CNR_COUNTER_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 3065 #define LPTMR_CNR_COUNTER_SHIFT 0
bogdanm 73:1efda918f0ba 3066 #define LPTMR_CNR_COUNTER(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CNR_COUNTER_SHIFT))&LPTMR_CNR_COUNTER_MASK)
bogdanm 73:1efda918f0ba 3067
bogdanm 73:1efda918f0ba 3068 /**
bogdanm 73:1efda918f0ba 3069 * @}
bogdanm 73:1efda918f0ba 3070 */ /* end of group LPTMR_Register_Masks */
bogdanm 73:1efda918f0ba 3071
bogdanm 73:1efda918f0ba 3072
bogdanm 73:1efda918f0ba 3073 /* LPTMR - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 3074 /** Peripheral LPTMR0 base address */
bogdanm 73:1efda918f0ba 3075 #define LPTMR0_BASE (0x40040000u)
bogdanm 73:1efda918f0ba 3076 /** Peripheral LPTMR0 base pointer */
bogdanm 73:1efda918f0ba 3077 #define LPTMR0 ((LPTMR_Type *)LPTMR0_BASE)
bogdanm 73:1efda918f0ba 3078 /** Array initializer of LPTMR peripheral base pointers */
bogdanm 73:1efda918f0ba 3079 #define LPTMR_BASES { LPTMR0 }
bogdanm 73:1efda918f0ba 3080
bogdanm 73:1efda918f0ba 3081 /**
bogdanm 73:1efda918f0ba 3082 * @}
bogdanm 73:1efda918f0ba 3083 */ /* end of group LPTMR_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 3084
bogdanm 73:1efda918f0ba 3085
bogdanm 73:1efda918f0ba 3086 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3087 -- MCG Peripheral Access Layer
bogdanm 73:1efda918f0ba 3088 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3089
bogdanm 73:1efda918f0ba 3090 /**
bogdanm 73:1efda918f0ba 3091 * @addtogroup MCG_Peripheral_Access_Layer MCG Peripheral Access Layer
bogdanm 73:1efda918f0ba 3092 * @{
bogdanm 73:1efda918f0ba 3093 */
bogdanm 73:1efda918f0ba 3094
bogdanm 73:1efda918f0ba 3095 /** MCG - Register Layout Typedef */
bogdanm 73:1efda918f0ba 3096 typedef struct {
bogdanm 73:1efda918f0ba 3097 __IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 3098 __IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
bogdanm 73:1efda918f0ba 3099 __IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
bogdanm 73:1efda918f0ba 3100 __IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
bogdanm 73:1efda918f0ba 3101 __IO uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
bogdanm 73:1efda918f0ba 3102 __IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
bogdanm 73:1efda918f0ba 3103 __I uint8_t S; /**< MCG Status Register, offset: 0x6 */
bogdanm 73:1efda918f0ba 3104 uint8_t RESERVED_0[1];
bogdanm 73:1efda918f0ba 3105 __IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
bogdanm 73:1efda918f0ba 3106 uint8_t RESERVED_1[1];
bogdanm 73:1efda918f0ba 3107 __IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
bogdanm 73:1efda918f0ba 3108 __IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
bogdanm 73:1efda918f0ba 3109 __I uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
bogdanm 73:1efda918f0ba 3110 __IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
bogdanm 73:1efda918f0ba 3111 __I uint8_t C9; /**< MCG Control 9 Register, offset: 0xE */
bogdanm 73:1efda918f0ba 3112 __I uint8_t C10; /**< MCG Control 10 Register, offset: 0xF */
bogdanm 73:1efda918f0ba 3113 } MCG_Type;
bogdanm 73:1efda918f0ba 3114
bogdanm 73:1efda918f0ba 3115 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3116 -- MCG Register Masks
bogdanm 73:1efda918f0ba 3117 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3118
bogdanm 73:1efda918f0ba 3119 /**
bogdanm 73:1efda918f0ba 3120 * @addtogroup MCG_Register_Masks MCG Register Masks
bogdanm 73:1efda918f0ba 3121 * @{
bogdanm 73:1efda918f0ba 3122 */
bogdanm 73:1efda918f0ba 3123
bogdanm 73:1efda918f0ba 3124 /* C1 Bit Fields */
bogdanm 73:1efda918f0ba 3125 #define MCG_C1_IREFSTEN_MASK 0x1u
bogdanm 73:1efda918f0ba 3126 #define MCG_C1_IREFSTEN_SHIFT 0
bogdanm 73:1efda918f0ba 3127 #define MCG_C1_IRCLKEN_MASK 0x2u
bogdanm 73:1efda918f0ba 3128 #define MCG_C1_IRCLKEN_SHIFT 1
bogdanm 73:1efda918f0ba 3129 #define MCG_C1_IREFS_MASK 0x4u
bogdanm 73:1efda918f0ba 3130 #define MCG_C1_IREFS_SHIFT 2
bogdanm 73:1efda918f0ba 3131 #define MCG_C1_FRDIV_MASK 0x38u
bogdanm 73:1efda918f0ba 3132 #define MCG_C1_FRDIV_SHIFT 3
bogdanm 73:1efda918f0ba 3133 #define MCG_C1_FRDIV(x) (((uint8_t)(((uint8_t)(x))<<MCG_C1_FRDIV_SHIFT))&MCG_C1_FRDIV_MASK)
bogdanm 73:1efda918f0ba 3134 #define MCG_C1_CLKS_MASK 0xC0u
bogdanm 73:1efda918f0ba 3135 #define MCG_C1_CLKS_SHIFT 6
bogdanm 73:1efda918f0ba 3136 #define MCG_C1_CLKS(x) (((uint8_t)(((uint8_t)(x))<<MCG_C1_CLKS_SHIFT))&MCG_C1_CLKS_MASK)
bogdanm 73:1efda918f0ba 3137 /* C2 Bit Fields */
bogdanm 73:1efda918f0ba 3138 #define MCG_C2_IRCS_MASK 0x1u
bogdanm 73:1efda918f0ba 3139 #define MCG_C2_IRCS_SHIFT 0
bogdanm 73:1efda918f0ba 3140 #define MCG_C2_LP_MASK 0x2u
bogdanm 73:1efda918f0ba 3141 #define MCG_C2_LP_SHIFT 1
bogdanm 73:1efda918f0ba 3142 #define MCG_C2_EREFS0_MASK 0x4u
bogdanm 73:1efda918f0ba 3143 #define MCG_C2_EREFS0_SHIFT 2
bogdanm 73:1efda918f0ba 3144 #define MCG_C2_HGO0_MASK 0x8u
bogdanm 73:1efda918f0ba 3145 #define MCG_C2_HGO0_SHIFT 3
bogdanm 73:1efda918f0ba 3146 #define MCG_C2_RANGE0_MASK 0x30u
bogdanm 73:1efda918f0ba 3147 #define MCG_C2_RANGE0_SHIFT 4
bogdanm 73:1efda918f0ba 3148 #define MCG_C2_RANGE0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C2_RANGE0_SHIFT))&MCG_C2_RANGE0_MASK)
bogdanm 73:1efda918f0ba 3149 #define MCG_C2_FCFTRIM_MASK 0x40u
bogdanm 73:1efda918f0ba 3150 #define MCG_C2_FCFTRIM_SHIFT 6
bogdanm 73:1efda918f0ba 3151 #define MCG_C2_LOCRE0_MASK 0x80u
bogdanm 73:1efda918f0ba 3152 #define MCG_C2_LOCRE0_SHIFT 7
bogdanm 73:1efda918f0ba 3153 /* C3 Bit Fields */
bogdanm 73:1efda918f0ba 3154 #define MCG_C3_SCTRIM_MASK 0xFFu
bogdanm 73:1efda918f0ba 3155 #define MCG_C3_SCTRIM_SHIFT 0
bogdanm 73:1efda918f0ba 3156 #define MCG_C3_SCTRIM(x) (((uint8_t)(((uint8_t)(x))<<MCG_C3_SCTRIM_SHIFT))&MCG_C3_SCTRIM_MASK)
bogdanm 73:1efda918f0ba 3157 /* C4 Bit Fields */
bogdanm 73:1efda918f0ba 3158 #define MCG_C4_SCFTRIM_MASK 0x1u
bogdanm 73:1efda918f0ba 3159 #define MCG_C4_SCFTRIM_SHIFT 0
bogdanm 73:1efda918f0ba 3160 #define MCG_C4_FCTRIM_MASK 0x1Eu
bogdanm 73:1efda918f0ba 3161 #define MCG_C4_FCTRIM_SHIFT 1
bogdanm 73:1efda918f0ba 3162 #define MCG_C4_FCTRIM(x) (((uint8_t)(((uint8_t)(x))<<MCG_C4_FCTRIM_SHIFT))&MCG_C4_FCTRIM_MASK)
bogdanm 73:1efda918f0ba 3163 #define MCG_C4_DRST_DRS_MASK 0x60u
bogdanm 73:1efda918f0ba 3164 #define MCG_C4_DRST_DRS_SHIFT 5
bogdanm 73:1efda918f0ba 3165 #define MCG_C4_DRST_DRS(x) (((uint8_t)(((uint8_t)(x))<<MCG_C4_DRST_DRS_SHIFT))&MCG_C4_DRST_DRS_MASK)
bogdanm 73:1efda918f0ba 3166 #define MCG_C4_DMX32_MASK 0x80u
bogdanm 73:1efda918f0ba 3167 #define MCG_C4_DMX32_SHIFT 7
bogdanm 73:1efda918f0ba 3168 /* C5 Bit Fields */
bogdanm 73:1efda918f0ba 3169 #define MCG_C5_PRDIV0_MASK 0x1Fu
bogdanm 73:1efda918f0ba 3170 #define MCG_C5_PRDIV0_SHIFT 0
bogdanm 73:1efda918f0ba 3171 #define MCG_C5_PRDIV0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C5_PRDIV0_SHIFT))&MCG_C5_PRDIV0_MASK)
bogdanm 73:1efda918f0ba 3172 #define MCG_C5_PLLSTEN0_MASK 0x20u
bogdanm 73:1efda918f0ba 3173 #define MCG_C5_PLLSTEN0_SHIFT 5
bogdanm 73:1efda918f0ba 3174 #define MCG_C5_PLLCLKEN0_MASK 0x40u
bogdanm 73:1efda918f0ba 3175 #define MCG_C5_PLLCLKEN0_SHIFT 6
bogdanm 73:1efda918f0ba 3176 /* C6 Bit Fields */
bogdanm 73:1efda918f0ba 3177 #define MCG_C6_VDIV0_MASK 0x1Fu
bogdanm 73:1efda918f0ba 3178 #define MCG_C6_VDIV0_SHIFT 0
bogdanm 73:1efda918f0ba 3179 #define MCG_C6_VDIV0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C6_VDIV0_SHIFT))&MCG_C6_VDIV0_MASK)
bogdanm 73:1efda918f0ba 3180 #define MCG_C6_CME0_MASK 0x20u
bogdanm 73:1efda918f0ba 3181 #define MCG_C6_CME0_SHIFT 5
bogdanm 73:1efda918f0ba 3182 #define MCG_C6_PLLS_MASK 0x40u
bogdanm 73:1efda918f0ba 3183 #define MCG_C6_PLLS_SHIFT 6
bogdanm 73:1efda918f0ba 3184 #define MCG_C6_LOLIE0_MASK 0x80u
bogdanm 73:1efda918f0ba 3185 #define MCG_C6_LOLIE0_SHIFT 7
bogdanm 73:1efda918f0ba 3186 /* S Bit Fields */
bogdanm 73:1efda918f0ba 3187 #define MCG_S_IRCST_MASK 0x1u
bogdanm 73:1efda918f0ba 3188 #define MCG_S_IRCST_SHIFT 0
bogdanm 73:1efda918f0ba 3189 #define MCG_S_OSCINIT0_MASK 0x2u
bogdanm 73:1efda918f0ba 3190 #define MCG_S_OSCINIT0_SHIFT 1
bogdanm 73:1efda918f0ba 3191 #define MCG_S_CLKST_MASK 0xCu
bogdanm 73:1efda918f0ba 3192 #define MCG_S_CLKST_SHIFT 2
bogdanm 73:1efda918f0ba 3193 #define MCG_S_CLKST(x) (((uint8_t)(((uint8_t)(x))<<MCG_S_CLKST_SHIFT))&MCG_S_CLKST_MASK)
bogdanm 73:1efda918f0ba 3194 #define MCG_S_IREFST_MASK 0x10u
bogdanm 73:1efda918f0ba 3195 #define MCG_S_IREFST_SHIFT 4
bogdanm 73:1efda918f0ba 3196 #define MCG_S_PLLST_MASK 0x20u
bogdanm 73:1efda918f0ba 3197 #define MCG_S_PLLST_SHIFT 5
bogdanm 73:1efda918f0ba 3198 #define MCG_S_LOCK0_MASK 0x40u
bogdanm 73:1efda918f0ba 3199 #define MCG_S_LOCK0_SHIFT 6
bogdanm 73:1efda918f0ba 3200 #define MCG_S_LOLS_MASK 0x80u
bogdanm 73:1efda918f0ba 3201 #define MCG_S_LOLS_SHIFT 7
bogdanm 73:1efda918f0ba 3202 /* SC Bit Fields */
bogdanm 73:1efda918f0ba 3203 #define MCG_SC_LOCS0_MASK 0x1u
bogdanm 73:1efda918f0ba 3204 #define MCG_SC_LOCS0_SHIFT 0
bogdanm 73:1efda918f0ba 3205 #define MCG_SC_FCRDIV_MASK 0xEu
bogdanm 73:1efda918f0ba 3206 #define MCG_SC_FCRDIV_SHIFT 1
bogdanm 73:1efda918f0ba 3207 #define MCG_SC_FCRDIV(x) (((uint8_t)(((uint8_t)(x))<<MCG_SC_FCRDIV_SHIFT))&MCG_SC_FCRDIV_MASK)
bogdanm 73:1efda918f0ba 3208 #define MCG_SC_FLTPRSRV_MASK 0x10u
bogdanm 73:1efda918f0ba 3209 #define MCG_SC_FLTPRSRV_SHIFT 4
bogdanm 73:1efda918f0ba 3210 #define MCG_SC_ATMF_MASK 0x20u
bogdanm 73:1efda918f0ba 3211 #define MCG_SC_ATMF_SHIFT 5
bogdanm 73:1efda918f0ba 3212 #define MCG_SC_ATMS_MASK 0x40u
bogdanm 73:1efda918f0ba 3213 #define MCG_SC_ATMS_SHIFT 6
bogdanm 73:1efda918f0ba 3214 #define MCG_SC_ATME_MASK 0x80u
bogdanm 73:1efda918f0ba 3215 #define MCG_SC_ATME_SHIFT 7
bogdanm 73:1efda918f0ba 3216 /* ATCVH Bit Fields */
bogdanm 73:1efda918f0ba 3217 #define MCG_ATCVH_ATCVH_MASK 0xFFu
bogdanm 73:1efda918f0ba 3218 #define MCG_ATCVH_ATCVH_SHIFT 0
bogdanm 73:1efda918f0ba 3219 #define MCG_ATCVH_ATCVH(x) (((uint8_t)(((uint8_t)(x))<<MCG_ATCVH_ATCVH_SHIFT))&MCG_ATCVH_ATCVH_MASK)
bogdanm 73:1efda918f0ba 3220 /* ATCVL Bit Fields */
bogdanm 73:1efda918f0ba 3221 #define MCG_ATCVL_ATCVL_MASK 0xFFu
bogdanm 73:1efda918f0ba 3222 #define MCG_ATCVL_ATCVL_SHIFT 0
bogdanm 73:1efda918f0ba 3223 #define MCG_ATCVL_ATCVL(x) (((uint8_t)(((uint8_t)(x))<<MCG_ATCVL_ATCVL_SHIFT))&MCG_ATCVL_ATCVL_MASK)
bogdanm 73:1efda918f0ba 3224 /* C8 Bit Fields */
bogdanm 73:1efda918f0ba 3225 #define MCG_C8_LOLRE_MASK 0x40u
bogdanm 73:1efda918f0ba 3226 #define MCG_C8_LOLRE_SHIFT 6
bogdanm 73:1efda918f0ba 3227
bogdanm 73:1efda918f0ba 3228 /**
bogdanm 73:1efda918f0ba 3229 * @}
bogdanm 73:1efda918f0ba 3230 */ /* end of group MCG_Register_Masks */
bogdanm 73:1efda918f0ba 3231
bogdanm 73:1efda918f0ba 3232
bogdanm 73:1efda918f0ba 3233 /* MCG - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 3234 /** Peripheral MCG base address */
bogdanm 73:1efda918f0ba 3235 #define MCG_BASE (0x40064000u)
bogdanm 73:1efda918f0ba 3236 /** Peripheral MCG base pointer */
bogdanm 73:1efda918f0ba 3237 #define MCG ((MCG_Type *)MCG_BASE)
bogdanm 73:1efda918f0ba 3238 /** Array initializer of MCG peripheral base pointers */
bogdanm 73:1efda918f0ba 3239 #define MCG_BASES { MCG }
bogdanm 73:1efda918f0ba 3240
bogdanm 73:1efda918f0ba 3241 /**
bogdanm 73:1efda918f0ba 3242 * @}
bogdanm 73:1efda918f0ba 3243 */ /* end of group MCG_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 3244
bogdanm 73:1efda918f0ba 3245
bogdanm 73:1efda918f0ba 3246 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3247 -- MCM Peripheral Access Layer
bogdanm 73:1efda918f0ba 3248 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3249
bogdanm 73:1efda918f0ba 3250 /**
bogdanm 73:1efda918f0ba 3251 * @addtogroup MCM_Peripheral_Access_Layer MCM Peripheral Access Layer
bogdanm 73:1efda918f0ba 3252 * @{
bogdanm 73:1efda918f0ba 3253 */
bogdanm 73:1efda918f0ba 3254
bogdanm 73:1efda918f0ba 3255 /** MCM - Register Layout Typedef */
bogdanm 73:1efda918f0ba 3256 typedef struct {
bogdanm 73:1efda918f0ba 3257 uint8_t RESERVED_0[8];
bogdanm 73:1efda918f0ba 3258 __I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
bogdanm 73:1efda918f0ba 3259 __I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
bogdanm 73:1efda918f0ba 3260 __IO uint32_t PLACR; /**< Platform Control Register, offset: 0xC */
bogdanm 73:1efda918f0ba 3261 uint8_t RESERVED_1[48];
bogdanm 73:1efda918f0ba 3262 __IO uint32_t CPO; /**< Compute Operation Control Register, offset: 0x40 */
bogdanm 73:1efda918f0ba 3263 } MCM_Type;
bogdanm 73:1efda918f0ba 3264
bogdanm 73:1efda918f0ba 3265 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3266 -- MCM Register Masks
bogdanm 73:1efda918f0ba 3267 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3268
bogdanm 73:1efda918f0ba 3269 /**
bogdanm 73:1efda918f0ba 3270 * @addtogroup MCM_Register_Masks MCM Register Masks
bogdanm 73:1efda918f0ba 3271 * @{
bogdanm 73:1efda918f0ba 3272 */
bogdanm 73:1efda918f0ba 3273
bogdanm 73:1efda918f0ba 3274 /* PLASC Bit Fields */
bogdanm 73:1efda918f0ba 3275 #define MCM_PLASC_ASC_MASK 0xFFu
bogdanm 73:1efda918f0ba 3276 #define MCM_PLASC_ASC_SHIFT 0
bogdanm 73:1efda918f0ba 3277 #define MCM_PLASC_ASC(x) (((uint16_t)(((uint16_t)(x))<<MCM_PLASC_ASC_SHIFT))&MCM_PLASC_ASC_MASK)
bogdanm 73:1efda918f0ba 3278 /* PLAMC Bit Fields */
bogdanm 73:1efda918f0ba 3279 #define MCM_PLAMC_AMC_MASK 0xFFu
bogdanm 73:1efda918f0ba 3280 #define MCM_PLAMC_AMC_SHIFT 0
bogdanm 73:1efda918f0ba 3281 #define MCM_PLAMC_AMC(x) (((uint16_t)(((uint16_t)(x))<<MCM_PLAMC_AMC_SHIFT))&MCM_PLAMC_AMC_MASK)
bogdanm 73:1efda918f0ba 3282 /* PLACR Bit Fields */
bogdanm 73:1efda918f0ba 3283 #define MCM_PLACR_ARB_MASK 0x200u
bogdanm 73:1efda918f0ba 3284 #define MCM_PLACR_ARB_SHIFT 9
bogdanm 73:1efda918f0ba 3285 #define MCM_PLACR_CFCC_MASK 0x400u
bogdanm 73:1efda918f0ba 3286 #define MCM_PLACR_CFCC_SHIFT 10
bogdanm 73:1efda918f0ba 3287 #define MCM_PLACR_DFCDA_MASK 0x800u
bogdanm 73:1efda918f0ba 3288 #define MCM_PLACR_DFCDA_SHIFT 11
bogdanm 73:1efda918f0ba 3289 #define MCM_PLACR_DFCIC_MASK 0x1000u
bogdanm 73:1efda918f0ba 3290 #define MCM_PLACR_DFCIC_SHIFT 12
bogdanm 73:1efda918f0ba 3291 #define MCM_PLACR_DFCC_MASK 0x2000u
bogdanm 73:1efda918f0ba 3292 #define MCM_PLACR_DFCC_SHIFT 13
bogdanm 73:1efda918f0ba 3293 #define MCM_PLACR_EFDS_MASK 0x4000u
bogdanm 73:1efda918f0ba 3294 #define MCM_PLACR_EFDS_SHIFT 14
bogdanm 73:1efda918f0ba 3295 #define MCM_PLACR_DFCS_MASK 0x8000u
bogdanm 73:1efda918f0ba 3296 #define MCM_PLACR_DFCS_SHIFT 15
bogdanm 73:1efda918f0ba 3297 #define MCM_PLACR_ESFC_MASK 0x10000u
bogdanm 73:1efda918f0ba 3298 #define MCM_PLACR_ESFC_SHIFT 16
bogdanm 73:1efda918f0ba 3299 /* CPO Bit Fields */
bogdanm 73:1efda918f0ba 3300 #define MCM_CPO_CPOREQ_MASK 0x1u
bogdanm 73:1efda918f0ba 3301 #define MCM_CPO_CPOREQ_SHIFT 0
bogdanm 73:1efda918f0ba 3302 #define MCM_CPO_CPOACK_MASK 0x2u
bogdanm 73:1efda918f0ba 3303 #define MCM_CPO_CPOACK_SHIFT 1
bogdanm 73:1efda918f0ba 3304 #define MCM_CPO_CPOWOI_MASK 0x4u
bogdanm 73:1efda918f0ba 3305 #define MCM_CPO_CPOWOI_SHIFT 2
bogdanm 73:1efda918f0ba 3306
bogdanm 73:1efda918f0ba 3307 /**
bogdanm 73:1efda918f0ba 3308 * @}
bogdanm 73:1efda918f0ba 3309 */ /* end of group MCM_Register_Masks */
bogdanm 73:1efda918f0ba 3310
bogdanm 73:1efda918f0ba 3311
bogdanm 73:1efda918f0ba 3312 /* MCM - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 3313 /** Peripheral MCM base address */
bogdanm 73:1efda918f0ba 3314 #define MCM_BASE (0xF0003000u)
bogdanm 73:1efda918f0ba 3315 /** Peripheral MCM base pointer */
bogdanm 73:1efda918f0ba 3316 #define MCM ((MCM_Type *)MCM_BASE)
bogdanm 73:1efda918f0ba 3317 /** Array initializer of MCM peripheral base pointers */
bogdanm 73:1efda918f0ba 3318 #define MCM_BASES { MCM }
bogdanm 73:1efda918f0ba 3319
bogdanm 73:1efda918f0ba 3320 /**
bogdanm 73:1efda918f0ba 3321 * @}
bogdanm 73:1efda918f0ba 3322 */ /* end of group MCM_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 3323
bogdanm 73:1efda918f0ba 3324
bogdanm 73:1efda918f0ba 3325 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3326 -- MTB Peripheral Access Layer
bogdanm 73:1efda918f0ba 3327 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3328
bogdanm 73:1efda918f0ba 3329 /**
bogdanm 73:1efda918f0ba 3330 * @addtogroup MTB_Peripheral_Access_Layer MTB Peripheral Access Layer
bogdanm 73:1efda918f0ba 3331 * @{
bogdanm 73:1efda918f0ba 3332 */
bogdanm 73:1efda918f0ba 3333
bogdanm 73:1efda918f0ba 3334 /** MTB - Register Layout Typedef */
bogdanm 73:1efda918f0ba 3335 typedef struct {
bogdanm 73:1efda918f0ba 3336 __IO uint32_t POSITION; /**< MTB Position Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 3337 __IO uint32_t MASTER; /**< MTB Master Register, offset: 0x4 */
bogdanm 73:1efda918f0ba 3338 __IO uint32_t FLOW; /**< MTB Flow Register, offset: 0x8 */
bogdanm 73:1efda918f0ba 3339 __I uint32_t BASE; /**< MTB Base Register, offset: 0xC */
bogdanm 73:1efda918f0ba 3340 uint8_t RESERVED_0[3824];
bogdanm 73:1efda918f0ba 3341 __I uint32_t MODECTRL; /**< Integration Mode Control Register, offset: 0xF00 */
bogdanm 73:1efda918f0ba 3342 uint8_t RESERVED_1[156];
bogdanm 73:1efda918f0ba 3343 __I uint32_t TAGSET; /**< Claim TAG Set Register, offset: 0xFA0 */
bogdanm 73:1efda918f0ba 3344 __I uint32_t TAGCLEAR; /**< Claim TAG Clear Register, offset: 0xFA4 */
bogdanm 73:1efda918f0ba 3345 uint8_t RESERVED_2[8];
bogdanm 73:1efda918f0ba 3346 __I uint32_t LOCKACCESS; /**< Lock Access Register, offset: 0xFB0 */
bogdanm 73:1efda918f0ba 3347 __I uint32_t LOCKSTAT; /**< Lock Status Register, offset: 0xFB4 */
bogdanm 73:1efda918f0ba 3348 __I uint32_t AUTHSTAT; /**< Authentication Status Register, offset: 0xFB8 */
bogdanm 73:1efda918f0ba 3349 __I uint32_t DEVICEARCH; /**< Device Architecture Register, offset: 0xFBC */
bogdanm 73:1efda918f0ba 3350 uint8_t RESERVED_3[8];
bogdanm 73:1efda918f0ba 3351 __I uint32_t DEVICECFG; /**< Device Configuration Register, offset: 0xFC8 */
bogdanm 73:1efda918f0ba 3352 __I uint32_t DEVICETYPID; /**< Device Type Identifier Register, offset: 0xFCC */
bogdanm 73:1efda918f0ba 3353 __I uint32_t PERIPHID[8]; /**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 */
bogdanm 73:1efda918f0ba 3354 __I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
bogdanm 73:1efda918f0ba 3355 } MTB_Type;
bogdanm 73:1efda918f0ba 3356
bogdanm 73:1efda918f0ba 3357 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3358 -- MTB Register Masks
bogdanm 73:1efda918f0ba 3359 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3360
bogdanm 73:1efda918f0ba 3361 /**
bogdanm 73:1efda918f0ba 3362 * @addtogroup MTB_Register_Masks MTB Register Masks
bogdanm 73:1efda918f0ba 3363 * @{
bogdanm 73:1efda918f0ba 3364 */
bogdanm 73:1efda918f0ba 3365
bogdanm 73:1efda918f0ba 3366 /* POSITION Bit Fields */
bogdanm 73:1efda918f0ba 3367 #define MTB_POSITION_WRAP_MASK 0x4u
bogdanm 73:1efda918f0ba 3368 #define MTB_POSITION_WRAP_SHIFT 2
bogdanm 73:1efda918f0ba 3369 #define MTB_POSITION_POINTER_MASK 0xFFFFFFF8u
bogdanm 73:1efda918f0ba 3370 #define MTB_POSITION_POINTER_SHIFT 3
bogdanm 73:1efda918f0ba 3371 #define MTB_POSITION_POINTER(x) (((uint32_t)(((uint32_t)(x))<<MTB_POSITION_POINTER_SHIFT))&MTB_POSITION_POINTER_MASK)
bogdanm 73:1efda918f0ba 3372 /* MASTER Bit Fields */
bogdanm 73:1efda918f0ba 3373 #define MTB_MASTER_MASK_MASK 0x1Fu
bogdanm 73:1efda918f0ba 3374 #define MTB_MASTER_MASK_SHIFT 0
bogdanm 73:1efda918f0ba 3375 #define MTB_MASTER_MASK(x) (((uint32_t)(((uint32_t)(x))<<MTB_MASTER_MASK_SHIFT))&MTB_MASTER_MASK_MASK)
bogdanm 73:1efda918f0ba 3376 #define MTB_MASTER_TSTARTEN_MASK 0x20u
bogdanm 73:1efda918f0ba 3377 #define MTB_MASTER_TSTARTEN_SHIFT 5
bogdanm 73:1efda918f0ba 3378 #define MTB_MASTER_TSTOPEN_MASK 0x40u
bogdanm 73:1efda918f0ba 3379 #define MTB_MASTER_TSTOPEN_SHIFT 6
bogdanm 73:1efda918f0ba 3380 #define MTB_MASTER_SFRWPRIV_MASK 0x80u
bogdanm 73:1efda918f0ba 3381 #define MTB_MASTER_SFRWPRIV_SHIFT 7
bogdanm 73:1efda918f0ba 3382 #define MTB_MASTER_RAMPRIV_MASK 0x100u
bogdanm 73:1efda918f0ba 3383 #define MTB_MASTER_RAMPRIV_SHIFT 8
bogdanm 73:1efda918f0ba 3384 #define MTB_MASTER_HALTREQ_MASK 0x200u
bogdanm 73:1efda918f0ba 3385 #define MTB_MASTER_HALTREQ_SHIFT 9
bogdanm 73:1efda918f0ba 3386 #define MTB_MASTER_EN_MASK 0x80000000u
bogdanm 73:1efda918f0ba 3387 #define MTB_MASTER_EN_SHIFT 31
bogdanm 73:1efda918f0ba 3388 /* FLOW Bit Fields */
bogdanm 73:1efda918f0ba 3389 #define MTB_FLOW_AUTOSTOP_MASK 0x1u
bogdanm 73:1efda918f0ba 3390 #define MTB_FLOW_AUTOSTOP_SHIFT 0
bogdanm 73:1efda918f0ba 3391 #define MTB_FLOW_AUTOHALT_MASK 0x2u
bogdanm 73:1efda918f0ba 3392 #define MTB_FLOW_AUTOHALT_SHIFT 1
bogdanm 73:1efda918f0ba 3393 #define MTB_FLOW_WATERMARK_MASK 0xFFFFFFF8u
bogdanm 73:1efda918f0ba 3394 #define MTB_FLOW_WATERMARK_SHIFT 3
bogdanm 73:1efda918f0ba 3395 #define MTB_FLOW_WATERMARK(x) (((uint32_t)(((uint32_t)(x))<<MTB_FLOW_WATERMARK_SHIFT))&MTB_FLOW_WATERMARK_MASK)
bogdanm 73:1efda918f0ba 3396 /* BASE Bit Fields */
bogdanm 73:1efda918f0ba 3397 #define MTB_BASE_BASEADDR_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3398 #define MTB_BASE_BASEADDR_SHIFT 0
bogdanm 73:1efda918f0ba 3399 #define MTB_BASE_BASEADDR(x) (((uint32_t)(((uint32_t)(x))<<MTB_BASE_BASEADDR_SHIFT))&MTB_BASE_BASEADDR_MASK)
bogdanm 73:1efda918f0ba 3400 /* MODECTRL Bit Fields */
bogdanm 73:1efda918f0ba 3401 #define MTB_MODECTRL_MODECTRL_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3402 #define MTB_MODECTRL_MODECTRL_SHIFT 0
bogdanm 73:1efda918f0ba 3403 #define MTB_MODECTRL_MODECTRL(x) (((uint32_t)(((uint32_t)(x))<<MTB_MODECTRL_MODECTRL_SHIFT))&MTB_MODECTRL_MODECTRL_MASK)
bogdanm 73:1efda918f0ba 3404 /* TAGSET Bit Fields */
bogdanm 73:1efda918f0ba 3405 #define MTB_TAGSET_TAGSET_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3406 #define MTB_TAGSET_TAGSET_SHIFT 0
bogdanm 73:1efda918f0ba 3407 #define MTB_TAGSET_TAGSET(x) (((uint32_t)(((uint32_t)(x))<<MTB_TAGSET_TAGSET_SHIFT))&MTB_TAGSET_TAGSET_MASK)
bogdanm 73:1efda918f0ba 3408 /* TAGCLEAR Bit Fields */
bogdanm 73:1efda918f0ba 3409 #define MTB_TAGCLEAR_TAGCLEAR_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3410 #define MTB_TAGCLEAR_TAGCLEAR_SHIFT 0
bogdanm 73:1efda918f0ba 3411 #define MTB_TAGCLEAR_TAGCLEAR(x) (((uint32_t)(((uint32_t)(x))<<MTB_TAGCLEAR_TAGCLEAR_SHIFT))&MTB_TAGCLEAR_TAGCLEAR_MASK)
bogdanm 73:1efda918f0ba 3412 /* LOCKACCESS Bit Fields */
bogdanm 73:1efda918f0ba 3413 #define MTB_LOCKACCESS_LOCKACCESS_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3414 #define MTB_LOCKACCESS_LOCKACCESS_SHIFT 0
bogdanm 73:1efda918f0ba 3415 #define MTB_LOCKACCESS_LOCKACCESS(x) (((uint32_t)(((uint32_t)(x))<<MTB_LOCKACCESS_LOCKACCESS_SHIFT))&MTB_LOCKACCESS_LOCKACCESS_MASK)
bogdanm 73:1efda918f0ba 3416 /* LOCKSTAT Bit Fields */
bogdanm 73:1efda918f0ba 3417 #define MTB_LOCKSTAT_LOCKSTAT_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3418 #define MTB_LOCKSTAT_LOCKSTAT_SHIFT 0
bogdanm 73:1efda918f0ba 3419 #define MTB_LOCKSTAT_LOCKSTAT(x) (((uint32_t)(((uint32_t)(x))<<MTB_LOCKSTAT_LOCKSTAT_SHIFT))&MTB_LOCKSTAT_LOCKSTAT_MASK)
bogdanm 73:1efda918f0ba 3420 /* AUTHSTAT Bit Fields */
bogdanm 73:1efda918f0ba 3421 #define MTB_AUTHSTAT_BIT0_MASK 0x1u
bogdanm 73:1efda918f0ba 3422 #define MTB_AUTHSTAT_BIT0_SHIFT 0
bogdanm 73:1efda918f0ba 3423 #define MTB_AUTHSTAT_BIT1_MASK 0x2u
bogdanm 73:1efda918f0ba 3424 #define MTB_AUTHSTAT_BIT1_SHIFT 1
bogdanm 73:1efda918f0ba 3425 #define MTB_AUTHSTAT_BIT2_MASK 0x4u
bogdanm 73:1efda918f0ba 3426 #define MTB_AUTHSTAT_BIT2_SHIFT 2
bogdanm 73:1efda918f0ba 3427 #define MTB_AUTHSTAT_BIT3_MASK 0x8u
bogdanm 73:1efda918f0ba 3428 #define MTB_AUTHSTAT_BIT3_SHIFT 3
bogdanm 73:1efda918f0ba 3429 /* DEVICEARCH Bit Fields */
bogdanm 73:1efda918f0ba 3430 #define MTB_DEVICEARCH_DEVICEARCH_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3431 #define MTB_DEVICEARCH_DEVICEARCH_SHIFT 0
bogdanm 73:1efda918f0ba 3432 #define MTB_DEVICEARCH_DEVICEARCH(x) (((uint32_t)(((uint32_t)(x))<<MTB_DEVICEARCH_DEVICEARCH_SHIFT))&MTB_DEVICEARCH_DEVICEARCH_MASK)
bogdanm 73:1efda918f0ba 3433 /* DEVICECFG Bit Fields */
bogdanm 73:1efda918f0ba 3434 #define MTB_DEVICECFG_DEVICECFG_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3435 #define MTB_DEVICECFG_DEVICECFG_SHIFT 0
bogdanm 73:1efda918f0ba 3436 #define MTB_DEVICECFG_DEVICECFG(x) (((uint32_t)(((uint32_t)(x))<<MTB_DEVICECFG_DEVICECFG_SHIFT))&MTB_DEVICECFG_DEVICECFG_MASK)
bogdanm 73:1efda918f0ba 3437 /* DEVICETYPID Bit Fields */
bogdanm 73:1efda918f0ba 3438 #define MTB_DEVICETYPID_DEVICETYPID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3439 #define MTB_DEVICETYPID_DEVICETYPID_SHIFT 0
bogdanm 73:1efda918f0ba 3440 #define MTB_DEVICETYPID_DEVICETYPID(x) (((uint32_t)(((uint32_t)(x))<<MTB_DEVICETYPID_DEVICETYPID_SHIFT))&MTB_DEVICETYPID_DEVICETYPID_MASK)
bogdanm 73:1efda918f0ba 3441 /* PERIPHID Bit Fields */
bogdanm 73:1efda918f0ba 3442 #define MTB_PERIPHID_PERIPHID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3443 #define MTB_PERIPHID_PERIPHID_SHIFT 0
bogdanm 73:1efda918f0ba 3444 #define MTB_PERIPHID_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<MTB_PERIPHID_PERIPHID_SHIFT))&MTB_PERIPHID_PERIPHID_MASK)
bogdanm 73:1efda918f0ba 3445 /* COMPID Bit Fields */
bogdanm 73:1efda918f0ba 3446 #define MTB_COMPID_COMPID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3447 #define MTB_COMPID_COMPID_SHIFT 0
bogdanm 73:1efda918f0ba 3448 #define MTB_COMPID_COMPID(x) (((uint32_t)(((uint32_t)(x))<<MTB_COMPID_COMPID_SHIFT))&MTB_COMPID_COMPID_MASK)
bogdanm 73:1efda918f0ba 3449
bogdanm 73:1efda918f0ba 3450 /**
bogdanm 73:1efda918f0ba 3451 * @}
bogdanm 73:1efda918f0ba 3452 */ /* end of group MTB_Register_Masks */
bogdanm 73:1efda918f0ba 3453
bogdanm 73:1efda918f0ba 3454
bogdanm 73:1efda918f0ba 3455 /* MTB - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 3456 /** Peripheral MTB base address */
bogdanm 73:1efda918f0ba 3457 #define MTB_BASE (0xF0000000u)
bogdanm 73:1efda918f0ba 3458 /** Peripheral MTB base pointer */
bogdanm 73:1efda918f0ba 3459 #define MTB ((MTB_Type *)MTB_BASE)
bogdanm 73:1efda918f0ba 3460 /** Array initializer of MTB peripheral base pointers */
bogdanm 73:1efda918f0ba 3461 #define MTB_BASES { MTB }
bogdanm 73:1efda918f0ba 3462
bogdanm 73:1efda918f0ba 3463 /**
bogdanm 73:1efda918f0ba 3464 * @}
bogdanm 73:1efda918f0ba 3465 */ /* end of group MTB_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 3466
bogdanm 73:1efda918f0ba 3467
bogdanm 73:1efda918f0ba 3468 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3469 -- MTBDWT Peripheral Access Layer
bogdanm 73:1efda918f0ba 3470 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3471
bogdanm 73:1efda918f0ba 3472 /**
bogdanm 73:1efda918f0ba 3473 * @addtogroup MTBDWT_Peripheral_Access_Layer MTBDWT Peripheral Access Layer
bogdanm 73:1efda918f0ba 3474 * @{
bogdanm 73:1efda918f0ba 3475 */
bogdanm 73:1efda918f0ba 3476
bogdanm 73:1efda918f0ba 3477 /** MTBDWT - Register Layout Typedef */
bogdanm 73:1efda918f0ba 3478 typedef struct {
bogdanm 73:1efda918f0ba 3479 __I uint32_t CTRL; /**< MTB DWT Control Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 3480 uint8_t RESERVED_0[28];
bogdanm 73:1efda918f0ba 3481 struct { /* offset: 0x20, array step: 0x10 */
bogdanm 73:1efda918f0ba 3482 __IO uint32_t COMP; /**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 */
bogdanm 73:1efda918f0ba 3483 __IO uint32_t MASK; /**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 */
bogdanm 73:1efda918f0ba 3484 __IO uint32_t FCT; /**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 */
bogdanm 73:1efda918f0ba 3485 uint8_t RESERVED_0[4];
bogdanm 73:1efda918f0ba 3486 } COMPARATOR[2];
bogdanm 73:1efda918f0ba 3487 uint8_t RESERVED_1[448];
bogdanm 73:1efda918f0ba 3488 __IO uint32_t TBCTRL; /**< MTB_DWT Trace Buffer Control Register, offset: 0x200 */
bogdanm 73:1efda918f0ba 3489 uint8_t RESERVED_2[3524];
bogdanm 73:1efda918f0ba 3490 __I uint32_t DEVICECFG; /**< Device Configuration Register, offset: 0xFC8 */
bogdanm 73:1efda918f0ba 3491 __I uint32_t DEVICETYPID; /**< Device Type Identifier Register, offset: 0xFCC */
bogdanm 73:1efda918f0ba 3492 __I uint32_t PERIPHID[8]; /**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 */
bogdanm 73:1efda918f0ba 3493 __I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
bogdanm 73:1efda918f0ba 3494 } MTBDWT_Type;
bogdanm 73:1efda918f0ba 3495
bogdanm 73:1efda918f0ba 3496 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3497 -- MTBDWT Register Masks
bogdanm 73:1efda918f0ba 3498 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3499
bogdanm 73:1efda918f0ba 3500 /**
bogdanm 73:1efda918f0ba 3501 * @addtogroup MTBDWT_Register_Masks MTBDWT Register Masks
bogdanm 73:1efda918f0ba 3502 * @{
bogdanm 73:1efda918f0ba 3503 */
bogdanm 73:1efda918f0ba 3504
bogdanm 73:1efda918f0ba 3505 /* CTRL Bit Fields */
bogdanm 73:1efda918f0ba 3506 #define MTBDWT_CTRL_DWTCFGCTRL_MASK 0xFFFFFFFu
bogdanm 73:1efda918f0ba 3507 #define MTBDWT_CTRL_DWTCFGCTRL_SHIFT 0
bogdanm 73:1efda918f0ba 3508 #define MTBDWT_CTRL_DWTCFGCTRL(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_CTRL_DWTCFGCTRL_SHIFT))&MTBDWT_CTRL_DWTCFGCTRL_MASK)
bogdanm 73:1efda918f0ba 3509 #define MTBDWT_CTRL_NUMCMP_MASK 0xF0000000u
bogdanm 73:1efda918f0ba 3510 #define MTBDWT_CTRL_NUMCMP_SHIFT 28
bogdanm 73:1efda918f0ba 3511 #define MTBDWT_CTRL_NUMCMP(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_CTRL_NUMCMP_SHIFT))&MTBDWT_CTRL_NUMCMP_MASK)
bogdanm 73:1efda918f0ba 3512 /* COMP Bit Fields */
bogdanm 73:1efda918f0ba 3513 #define MTBDWT_COMP_COMP_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3514 #define MTBDWT_COMP_COMP_SHIFT 0
bogdanm 73:1efda918f0ba 3515 #define MTBDWT_COMP_COMP(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_COMP_COMP_SHIFT))&MTBDWT_COMP_COMP_MASK)
bogdanm 73:1efda918f0ba 3516 /* MASK Bit Fields */
bogdanm 73:1efda918f0ba 3517 #define MTBDWT_MASK_MASK_MASK 0x1Fu
bogdanm 73:1efda918f0ba 3518 #define MTBDWT_MASK_MASK_SHIFT 0
bogdanm 73:1efda918f0ba 3519 #define MTBDWT_MASK_MASK(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_MASK_MASK_SHIFT))&MTBDWT_MASK_MASK_MASK)
bogdanm 73:1efda918f0ba 3520 /* FCT Bit Fields */
bogdanm 73:1efda918f0ba 3521 #define MTBDWT_FCT_FUNCTION_MASK 0xFu
bogdanm 73:1efda918f0ba 3522 #define MTBDWT_FCT_FUNCTION_SHIFT 0
bogdanm 73:1efda918f0ba 3523 #define MTBDWT_FCT_FUNCTION(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_FCT_FUNCTION_SHIFT))&MTBDWT_FCT_FUNCTION_MASK)
bogdanm 73:1efda918f0ba 3524 #define MTBDWT_FCT_DATAVMATCH_MASK 0x100u
bogdanm 73:1efda918f0ba 3525 #define MTBDWT_FCT_DATAVMATCH_SHIFT 8
bogdanm 73:1efda918f0ba 3526 #define MTBDWT_FCT_DATAVSIZE_MASK 0xC00u
bogdanm 73:1efda918f0ba 3527 #define MTBDWT_FCT_DATAVSIZE_SHIFT 10
bogdanm 73:1efda918f0ba 3528 #define MTBDWT_FCT_DATAVSIZE(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_FCT_DATAVSIZE_SHIFT))&MTBDWT_FCT_DATAVSIZE_MASK)
bogdanm 73:1efda918f0ba 3529 #define MTBDWT_FCT_DATAVADDR0_MASK 0xF000u
bogdanm 73:1efda918f0ba 3530 #define MTBDWT_FCT_DATAVADDR0_SHIFT 12
bogdanm 73:1efda918f0ba 3531 #define MTBDWT_FCT_DATAVADDR0(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_FCT_DATAVADDR0_SHIFT))&MTBDWT_FCT_DATAVADDR0_MASK)
bogdanm 73:1efda918f0ba 3532 #define MTBDWT_FCT_MATCHED_MASK 0x1000000u
bogdanm 73:1efda918f0ba 3533 #define MTBDWT_FCT_MATCHED_SHIFT 24
bogdanm 73:1efda918f0ba 3534 /* TBCTRL Bit Fields */
bogdanm 73:1efda918f0ba 3535 #define MTBDWT_TBCTRL_ACOMP0_MASK 0x1u
bogdanm 73:1efda918f0ba 3536 #define MTBDWT_TBCTRL_ACOMP0_SHIFT 0
bogdanm 73:1efda918f0ba 3537 #define MTBDWT_TBCTRL_ACOMP1_MASK 0x2u
bogdanm 73:1efda918f0ba 3538 #define MTBDWT_TBCTRL_ACOMP1_SHIFT 1
bogdanm 73:1efda918f0ba 3539 #define MTBDWT_TBCTRL_NUMCOMP_MASK 0xF0000000u
bogdanm 73:1efda918f0ba 3540 #define MTBDWT_TBCTRL_NUMCOMP_SHIFT 28
bogdanm 73:1efda918f0ba 3541 #define MTBDWT_TBCTRL_NUMCOMP(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_TBCTRL_NUMCOMP_SHIFT))&MTBDWT_TBCTRL_NUMCOMP_MASK)
bogdanm 73:1efda918f0ba 3542 /* DEVICECFG Bit Fields */
bogdanm 73:1efda918f0ba 3543 #define MTBDWT_DEVICECFG_DEVICECFG_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3544 #define MTBDWT_DEVICECFG_DEVICECFG_SHIFT 0
bogdanm 73:1efda918f0ba 3545 #define MTBDWT_DEVICECFG_DEVICECFG(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_DEVICECFG_DEVICECFG_SHIFT))&MTBDWT_DEVICECFG_DEVICECFG_MASK)
bogdanm 73:1efda918f0ba 3546 /* DEVICETYPID Bit Fields */
bogdanm 73:1efda918f0ba 3547 #define MTBDWT_DEVICETYPID_DEVICETYPID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3548 #define MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT 0
bogdanm 73:1efda918f0ba 3549 #define MTBDWT_DEVICETYPID_DEVICETYPID(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT))&MTBDWT_DEVICETYPID_DEVICETYPID_MASK)
bogdanm 73:1efda918f0ba 3550 /* PERIPHID Bit Fields */
bogdanm 73:1efda918f0ba 3551 #define MTBDWT_PERIPHID_PERIPHID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3552 #define MTBDWT_PERIPHID_PERIPHID_SHIFT 0
bogdanm 73:1efda918f0ba 3553 #define MTBDWT_PERIPHID_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_PERIPHID_PERIPHID_SHIFT))&MTBDWT_PERIPHID_PERIPHID_MASK)
bogdanm 73:1efda918f0ba 3554 /* COMPID Bit Fields */
bogdanm 73:1efda918f0ba 3555 #define MTBDWT_COMPID_COMPID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3556 #define MTBDWT_COMPID_COMPID_SHIFT 0
bogdanm 73:1efda918f0ba 3557 #define MTBDWT_COMPID_COMPID(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_COMPID_COMPID_SHIFT))&MTBDWT_COMPID_COMPID_MASK)
bogdanm 73:1efda918f0ba 3558
bogdanm 73:1efda918f0ba 3559 /**
bogdanm 73:1efda918f0ba 3560 * @}
bogdanm 73:1efda918f0ba 3561 */ /* end of group MTBDWT_Register_Masks */
bogdanm 73:1efda918f0ba 3562
bogdanm 73:1efda918f0ba 3563
bogdanm 73:1efda918f0ba 3564 /* MTBDWT - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 3565 /** Peripheral MTBDWT base address */
bogdanm 73:1efda918f0ba 3566 #define MTBDWT_BASE (0xF0001000u)
bogdanm 73:1efda918f0ba 3567 /** Peripheral MTBDWT base pointer */
bogdanm 73:1efda918f0ba 3568 #define MTBDWT ((MTBDWT_Type *)MTBDWT_BASE)
bogdanm 73:1efda918f0ba 3569 /** Array initializer of MTBDWT peripheral base pointers */
bogdanm 73:1efda918f0ba 3570 #define MTBDWT_BASES { MTBDWT }
bogdanm 73:1efda918f0ba 3571
bogdanm 73:1efda918f0ba 3572 /**
bogdanm 73:1efda918f0ba 3573 * @}
bogdanm 73:1efda918f0ba 3574 */ /* end of group MTBDWT_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 3575
bogdanm 73:1efda918f0ba 3576
bogdanm 73:1efda918f0ba 3577 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3578 -- NV Peripheral Access Layer
bogdanm 73:1efda918f0ba 3579 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3580
bogdanm 73:1efda918f0ba 3581 /**
bogdanm 73:1efda918f0ba 3582 * @addtogroup NV_Peripheral_Access_Layer NV Peripheral Access Layer
bogdanm 73:1efda918f0ba 3583 * @{
bogdanm 73:1efda918f0ba 3584 */
bogdanm 73:1efda918f0ba 3585
bogdanm 73:1efda918f0ba 3586 /** NV - Register Layout Typedef */
bogdanm 73:1efda918f0ba 3587 typedef struct {
bogdanm 73:1efda918f0ba 3588 __I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
bogdanm 73:1efda918f0ba 3589 __I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
bogdanm 73:1efda918f0ba 3590 __I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
bogdanm 73:1efda918f0ba 3591 __I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
bogdanm 73:1efda918f0ba 3592 __I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
bogdanm 73:1efda918f0ba 3593 __I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
bogdanm 73:1efda918f0ba 3594 __I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
bogdanm 73:1efda918f0ba 3595 __I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
bogdanm 73:1efda918f0ba 3596 __I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
bogdanm 73:1efda918f0ba 3597 __I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
bogdanm 73:1efda918f0ba 3598 __I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
bogdanm 73:1efda918f0ba 3599 __I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
bogdanm 73:1efda918f0ba 3600 __I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
bogdanm 73:1efda918f0ba 3601 __I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
bogdanm 73:1efda918f0ba 3602 } NV_Type;
bogdanm 73:1efda918f0ba 3603
bogdanm 73:1efda918f0ba 3604 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3605 -- NV Register Masks
bogdanm 73:1efda918f0ba 3606 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3607
bogdanm 73:1efda918f0ba 3608 /**
bogdanm 73:1efda918f0ba 3609 * @addtogroup NV_Register_Masks NV Register Masks
bogdanm 73:1efda918f0ba 3610 * @{
bogdanm 73:1efda918f0ba 3611 */
bogdanm 73:1efda918f0ba 3612
bogdanm 73:1efda918f0ba 3613 /* BACKKEY3 Bit Fields */
bogdanm 73:1efda918f0ba 3614 #define NV_BACKKEY3_KEY_MASK 0xFFu
bogdanm 73:1efda918f0ba 3615 #define NV_BACKKEY3_KEY_SHIFT 0
bogdanm 73:1efda918f0ba 3616 #define NV_BACKKEY3_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY3_KEY_SHIFT))&NV_BACKKEY3_KEY_MASK)
bogdanm 73:1efda918f0ba 3617 /* BACKKEY2 Bit Fields */
bogdanm 73:1efda918f0ba 3618 #define NV_BACKKEY2_KEY_MASK 0xFFu
bogdanm 73:1efda918f0ba 3619 #define NV_BACKKEY2_KEY_SHIFT 0
bogdanm 73:1efda918f0ba 3620 #define NV_BACKKEY2_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY2_KEY_SHIFT))&NV_BACKKEY2_KEY_MASK)
bogdanm 73:1efda918f0ba 3621 /* BACKKEY1 Bit Fields */
bogdanm 73:1efda918f0ba 3622 #define NV_BACKKEY1_KEY_MASK 0xFFu
bogdanm 73:1efda918f0ba 3623 #define NV_BACKKEY1_KEY_SHIFT 0
bogdanm 73:1efda918f0ba 3624 #define NV_BACKKEY1_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY1_KEY_SHIFT))&NV_BACKKEY1_KEY_MASK)
bogdanm 73:1efda918f0ba 3625 /* BACKKEY0 Bit Fields */
bogdanm 73:1efda918f0ba 3626 #define NV_BACKKEY0_KEY_MASK 0xFFu
bogdanm 73:1efda918f0ba 3627 #define NV_BACKKEY0_KEY_SHIFT 0
bogdanm 73:1efda918f0ba 3628 #define NV_BACKKEY0_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY0_KEY_SHIFT))&NV_BACKKEY0_KEY_MASK)
bogdanm 73:1efda918f0ba 3629 /* BACKKEY7 Bit Fields */
bogdanm 73:1efda918f0ba 3630 #define NV_BACKKEY7_KEY_MASK 0xFFu
bogdanm 73:1efda918f0ba 3631 #define NV_BACKKEY7_KEY_SHIFT 0
bogdanm 73:1efda918f0ba 3632 #define NV_BACKKEY7_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY7_KEY_SHIFT))&NV_BACKKEY7_KEY_MASK)
bogdanm 73:1efda918f0ba 3633 /* BACKKEY6 Bit Fields */
bogdanm 73:1efda918f0ba 3634 #define NV_BACKKEY6_KEY_MASK 0xFFu
bogdanm 73:1efda918f0ba 3635 #define NV_BACKKEY6_KEY_SHIFT 0
bogdanm 73:1efda918f0ba 3636 #define NV_BACKKEY6_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY6_KEY_SHIFT))&NV_BACKKEY6_KEY_MASK)
bogdanm 73:1efda918f0ba 3637 /* BACKKEY5 Bit Fields */
bogdanm 73:1efda918f0ba 3638 #define NV_BACKKEY5_KEY_MASK 0xFFu
bogdanm 73:1efda918f0ba 3639 #define NV_BACKKEY5_KEY_SHIFT 0
bogdanm 73:1efda918f0ba 3640 #define NV_BACKKEY5_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY5_KEY_SHIFT))&NV_BACKKEY5_KEY_MASK)
bogdanm 73:1efda918f0ba 3641 /* BACKKEY4 Bit Fields */
bogdanm 73:1efda918f0ba 3642 #define NV_BACKKEY4_KEY_MASK 0xFFu
bogdanm 73:1efda918f0ba 3643 #define NV_BACKKEY4_KEY_SHIFT 0
bogdanm 73:1efda918f0ba 3644 #define NV_BACKKEY4_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY4_KEY_SHIFT))&NV_BACKKEY4_KEY_MASK)
bogdanm 73:1efda918f0ba 3645 /* FPROT3 Bit Fields */
bogdanm 73:1efda918f0ba 3646 #define NV_FPROT3_PROT_MASK 0xFFu
bogdanm 73:1efda918f0ba 3647 #define NV_FPROT3_PROT_SHIFT 0
bogdanm 73:1efda918f0ba 3648 #define NV_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT3_PROT_SHIFT))&NV_FPROT3_PROT_MASK)
bogdanm 73:1efda918f0ba 3649 /* FPROT2 Bit Fields */
bogdanm 73:1efda918f0ba 3650 #define NV_FPROT2_PROT_MASK 0xFFu
bogdanm 73:1efda918f0ba 3651 #define NV_FPROT2_PROT_SHIFT 0
bogdanm 73:1efda918f0ba 3652 #define NV_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT2_PROT_SHIFT))&NV_FPROT2_PROT_MASK)
bogdanm 73:1efda918f0ba 3653 /* FPROT1 Bit Fields */
bogdanm 73:1efda918f0ba 3654 #define NV_FPROT1_PROT_MASK 0xFFu
bogdanm 73:1efda918f0ba 3655 #define NV_FPROT1_PROT_SHIFT 0
bogdanm 73:1efda918f0ba 3656 #define NV_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT1_PROT_SHIFT))&NV_FPROT1_PROT_MASK)
bogdanm 73:1efda918f0ba 3657 /* FPROT0 Bit Fields */
bogdanm 73:1efda918f0ba 3658 #define NV_FPROT0_PROT_MASK 0xFFu
bogdanm 73:1efda918f0ba 3659 #define NV_FPROT0_PROT_SHIFT 0
bogdanm 73:1efda918f0ba 3660 #define NV_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT0_PROT_SHIFT))&NV_FPROT0_PROT_MASK)
bogdanm 73:1efda918f0ba 3661 /* FSEC Bit Fields */
bogdanm 73:1efda918f0ba 3662 #define NV_FSEC_SEC_MASK 0x3u
bogdanm 73:1efda918f0ba 3663 #define NV_FSEC_SEC_SHIFT 0
bogdanm 73:1efda918f0ba 3664 #define NV_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_SEC_SHIFT))&NV_FSEC_SEC_MASK)
bogdanm 73:1efda918f0ba 3665 #define NV_FSEC_FSLACC_MASK 0xCu
bogdanm 73:1efda918f0ba 3666 #define NV_FSEC_FSLACC_SHIFT 2
bogdanm 73:1efda918f0ba 3667 #define NV_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_FSLACC_SHIFT))&NV_FSEC_FSLACC_MASK)
bogdanm 73:1efda918f0ba 3668 #define NV_FSEC_MEEN_MASK 0x30u
bogdanm 73:1efda918f0ba 3669 #define NV_FSEC_MEEN_SHIFT 4
bogdanm 73:1efda918f0ba 3670 #define NV_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_MEEN_SHIFT))&NV_FSEC_MEEN_MASK)
bogdanm 73:1efda918f0ba 3671 #define NV_FSEC_KEYEN_MASK 0xC0u
bogdanm 73:1efda918f0ba 3672 #define NV_FSEC_KEYEN_SHIFT 6
bogdanm 73:1efda918f0ba 3673 #define NV_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_KEYEN_SHIFT))&NV_FSEC_KEYEN_MASK)
bogdanm 73:1efda918f0ba 3674 /* FOPT Bit Fields */
bogdanm 73:1efda918f0ba 3675 #define NV_FOPT_LPBOOT0_MASK 0x1u
bogdanm 73:1efda918f0ba 3676 #define NV_FOPT_LPBOOT0_SHIFT 0
bogdanm 73:1efda918f0ba 3677 #define NV_FOPT_NMI_DIS_MASK 0x4u
bogdanm 73:1efda918f0ba 3678 #define NV_FOPT_NMI_DIS_SHIFT 2
bogdanm 73:1efda918f0ba 3679 #define NV_FOPT_RESET_PIN_CFG_MASK 0x8u
bogdanm 73:1efda918f0ba 3680 #define NV_FOPT_RESET_PIN_CFG_SHIFT 3
bogdanm 73:1efda918f0ba 3681 #define NV_FOPT_LPBOOT1_MASK 0x10u
bogdanm 73:1efda918f0ba 3682 #define NV_FOPT_LPBOOT1_SHIFT 4
bogdanm 73:1efda918f0ba 3683 #define NV_FOPT_FAST_INIT_MASK 0x20u
bogdanm 73:1efda918f0ba 3684 #define NV_FOPT_FAST_INIT_SHIFT 5
bogdanm 73:1efda918f0ba 3685
bogdanm 73:1efda918f0ba 3686 /**
bogdanm 73:1efda918f0ba 3687 * @}
bogdanm 73:1efda918f0ba 3688 */ /* end of group NV_Register_Masks */
bogdanm 73:1efda918f0ba 3689
bogdanm 73:1efda918f0ba 3690
bogdanm 73:1efda918f0ba 3691 /* NV - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 3692 /** Peripheral FTFA_FlashConfig base address */
bogdanm 73:1efda918f0ba 3693 #define FTFA_FlashConfig_BASE (0x400u)
bogdanm 73:1efda918f0ba 3694 /** Peripheral FTFA_FlashConfig base pointer */
bogdanm 73:1efda918f0ba 3695 #define FTFA_FlashConfig ((NV_Type *)FTFA_FlashConfig_BASE)
bogdanm 73:1efda918f0ba 3696 /** Array initializer of NV peripheral base pointers */
bogdanm 73:1efda918f0ba 3697 #define NV_BASES { FTFA_FlashConfig }
bogdanm 73:1efda918f0ba 3698
bogdanm 73:1efda918f0ba 3699 /**
bogdanm 73:1efda918f0ba 3700 * @}
bogdanm 73:1efda918f0ba 3701 */ /* end of group NV_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 3702
bogdanm 73:1efda918f0ba 3703
bogdanm 73:1efda918f0ba 3704 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3705 -- OSC Peripheral Access Layer
bogdanm 73:1efda918f0ba 3706 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3707
bogdanm 73:1efda918f0ba 3708 /**
bogdanm 73:1efda918f0ba 3709 * @addtogroup OSC_Peripheral_Access_Layer OSC Peripheral Access Layer
bogdanm 73:1efda918f0ba 3710 * @{
bogdanm 73:1efda918f0ba 3711 */
bogdanm 73:1efda918f0ba 3712
bogdanm 73:1efda918f0ba 3713 /** OSC - Register Layout Typedef */
bogdanm 73:1efda918f0ba 3714 typedef struct {
bogdanm 73:1efda918f0ba 3715 __IO uint8_t CR; /**< OSC Control Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 3716 } OSC_Type;
bogdanm 73:1efda918f0ba 3717
bogdanm 73:1efda918f0ba 3718 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3719 -- OSC Register Masks
bogdanm 73:1efda918f0ba 3720 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3721
bogdanm 73:1efda918f0ba 3722 /**
bogdanm 73:1efda918f0ba 3723 * @addtogroup OSC_Register_Masks OSC Register Masks
bogdanm 73:1efda918f0ba 3724 * @{
bogdanm 73:1efda918f0ba 3725 */
bogdanm 73:1efda918f0ba 3726
bogdanm 73:1efda918f0ba 3727 /* CR Bit Fields */
bogdanm 73:1efda918f0ba 3728 #define OSC_CR_SC16P_MASK 0x1u
bogdanm 73:1efda918f0ba 3729 #define OSC_CR_SC16P_SHIFT 0
bogdanm 73:1efda918f0ba 3730 #define OSC_CR_SC8P_MASK 0x2u
bogdanm 73:1efda918f0ba 3731 #define OSC_CR_SC8P_SHIFT 1
bogdanm 73:1efda918f0ba 3732 #define OSC_CR_SC4P_MASK 0x4u
bogdanm 73:1efda918f0ba 3733 #define OSC_CR_SC4P_SHIFT 2
bogdanm 73:1efda918f0ba 3734 #define OSC_CR_SC2P_MASK 0x8u
bogdanm 73:1efda918f0ba 3735 #define OSC_CR_SC2P_SHIFT 3
bogdanm 73:1efda918f0ba 3736 #define OSC_CR_EREFSTEN_MASK 0x20u
bogdanm 73:1efda918f0ba 3737 #define OSC_CR_EREFSTEN_SHIFT 5
bogdanm 73:1efda918f0ba 3738 #define OSC_CR_ERCLKEN_MASK 0x80u
bogdanm 73:1efda918f0ba 3739 #define OSC_CR_ERCLKEN_SHIFT 7
bogdanm 73:1efda918f0ba 3740
bogdanm 73:1efda918f0ba 3741 /**
bogdanm 73:1efda918f0ba 3742 * @}
bogdanm 73:1efda918f0ba 3743 */ /* end of group OSC_Register_Masks */
bogdanm 73:1efda918f0ba 3744
bogdanm 73:1efda918f0ba 3745
bogdanm 73:1efda918f0ba 3746 /* OSC - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 3747 /** Peripheral OSC0 base address */
bogdanm 73:1efda918f0ba 3748 #define OSC0_BASE (0x40065000u)
bogdanm 73:1efda918f0ba 3749 /** Peripheral OSC0 base pointer */
bogdanm 73:1efda918f0ba 3750 #define OSC0 ((OSC_Type *)OSC0_BASE)
bogdanm 73:1efda918f0ba 3751 /** Array initializer of OSC peripheral base pointers */
bogdanm 73:1efda918f0ba 3752 #define OSC_BASES { OSC0 }
bogdanm 73:1efda918f0ba 3753
bogdanm 73:1efda918f0ba 3754 /**
bogdanm 73:1efda918f0ba 3755 * @}
bogdanm 73:1efda918f0ba 3756 */ /* end of group OSC_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 3757
bogdanm 73:1efda918f0ba 3758
bogdanm 73:1efda918f0ba 3759 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3760 -- PIT Peripheral Access Layer
bogdanm 73:1efda918f0ba 3761 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3762
bogdanm 73:1efda918f0ba 3763 /**
bogdanm 73:1efda918f0ba 3764 * @addtogroup PIT_Peripheral_Access_Layer PIT Peripheral Access Layer
bogdanm 73:1efda918f0ba 3765 * @{
bogdanm 73:1efda918f0ba 3766 */
bogdanm 73:1efda918f0ba 3767
bogdanm 73:1efda918f0ba 3768 /** PIT - Register Layout Typedef */
bogdanm 73:1efda918f0ba 3769 typedef struct {
bogdanm 73:1efda918f0ba 3770 __IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 3771 uint8_t RESERVED_0[220];
bogdanm 73:1efda918f0ba 3772 __I uint32_t LTMR64H; /**< PIT Upper Lifetime Timer Register, offset: 0xE0 */
bogdanm 73:1efda918f0ba 3773 __I uint32_t LTMR64L; /**< PIT Lower Lifetime Timer Register, offset: 0xE4 */
bogdanm 73:1efda918f0ba 3774 uint8_t RESERVED_1[24];
bogdanm 73:1efda918f0ba 3775 struct { /* offset: 0x100, array step: 0x10 */
bogdanm 73:1efda918f0ba 3776 __IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
bogdanm 73:1efda918f0ba 3777 __I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
bogdanm 73:1efda918f0ba 3778 __IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
bogdanm 73:1efda918f0ba 3779 __IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
bogdanm 73:1efda918f0ba 3780 } CHANNEL[2];
bogdanm 73:1efda918f0ba 3781 } PIT_Type;
bogdanm 73:1efda918f0ba 3782
bogdanm 73:1efda918f0ba 3783 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3784 -- PIT Register Masks
bogdanm 73:1efda918f0ba 3785 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3786
bogdanm 73:1efda918f0ba 3787 /**
bogdanm 73:1efda918f0ba 3788 * @addtogroup PIT_Register_Masks PIT Register Masks
bogdanm 73:1efda918f0ba 3789 * @{
bogdanm 73:1efda918f0ba 3790 */
bogdanm 73:1efda918f0ba 3791
bogdanm 73:1efda918f0ba 3792 /* MCR Bit Fields */
bogdanm 73:1efda918f0ba 3793 #define PIT_MCR_FRZ_MASK 0x1u
bogdanm 73:1efda918f0ba 3794 #define PIT_MCR_FRZ_SHIFT 0
bogdanm 73:1efda918f0ba 3795 #define PIT_MCR_MDIS_MASK 0x2u
bogdanm 73:1efda918f0ba 3796 #define PIT_MCR_MDIS_SHIFT 1
bogdanm 73:1efda918f0ba 3797 /* LTMR64H Bit Fields */
bogdanm 73:1efda918f0ba 3798 #define PIT_LTMR64H_LTH_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3799 #define PIT_LTMR64H_LTH_SHIFT 0
bogdanm 73:1efda918f0ba 3800 #define PIT_LTMR64H_LTH(x) (((uint32_t)(((uint32_t)(x))<<PIT_LTMR64H_LTH_SHIFT))&PIT_LTMR64H_LTH_MASK)
bogdanm 73:1efda918f0ba 3801 /* LTMR64L Bit Fields */
bogdanm 73:1efda918f0ba 3802 #define PIT_LTMR64L_LTL_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3803 #define PIT_LTMR64L_LTL_SHIFT 0
bogdanm 73:1efda918f0ba 3804 #define PIT_LTMR64L_LTL(x) (((uint32_t)(((uint32_t)(x))<<PIT_LTMR64L_LTL_SHIFT))&PIT_LTMR64L_LTL_MASK)
bogdanm 73:1efda918f0ba 3805 /* LDVAL Bit Fields */
bogdanm 73:1efda918f0ba 3806 #define PIT_LDVAL_TSV_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3807 #define PIT_LDVAL_TSV_SHIFT 0
bogdanm 73:1efda918f0ba 3808 #define PIT_LDVAL_TSV(x) (((uint32_t)(((uint32_t)(x))<<PIT_LDVAL_TSV_SHIFT))&PIT_LDVAL_TSV_MASK)
bogdanm 73:1efda918f0ba 3809 /* CVAL Bit Fields */
bogdanm 73:1efda918f0ba 3810 #define PIT_CVAL_TVL_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3811 #define PIT_CVAL_TVL_SHIFT 0
bogdanm 73:1efda918f0ba 3812 #define PIT_CVAL_TVL(x) (((uint32_t)(((uint32_t)(x))<<PIT_CVAL_TVL_SHIFT))&PIT_CVAL_TVL_MASK)
bogdanm 73:1efda918f0ba 3813 /* TCTRL Bit Fields */
bogdanm 73:1efda918f0ba 3814 #define PIT_TCTRL_TEN_MASK 0x1u
bogdanm 73:1efda918f0ba 3815 #define PIT_TCTRL_TEN_SHIFT 0
bogdanm 73:1efda918f0ba 3816 #define PIT_TCTRL_TIE_MASK 0x2u
bogdanm 73:1efda918f0ba 3817 #define PIT_TCTRL_TIE_SHIFT 1
bogdanm 73:1efda918f0ba 3818 #define PIT_TCTRL_CHN_MASK 0x4u
bogdanm 73:1efda918f0ba 3819 #define PIT_TCTRL_CHN_SHIFT 2
bogdanm 73:1efda918f0ba 3820 /* TFLG Bit Fields */
bogdanm 73:1efda918f0ba 3821 #define PIT_TFLG_TIF_MASK 0x1u
bogdanm 73:1efda918f0ba 3822 #define PIT_TFLG_TIF_SHIFT 0
bogdanm 73:1efda918f0ba 3823
bogdanm 73:1efda918f0ba 3824 /**
bogdanm 73:1efda918f0ba 3825 * @}
bogdanm 73:1efda918f0ba 3826 */ /* end of group PIT_Register_Masks */
bogdanm 73:1efda918f0ba 3827
bogdanm 73:1efda918f0ba 3828
bogdanm 73:1efda918f0ba 3829 /* PIT - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 3830 /** Peripheral PIT base address */
bogdanm 73:1efda918f0ba 3831 #define PIT_BASE (0x40037000u)
bogdanm 73:1efda918f0ba 3832 /** Peripheral PIT base pointer */
bogdanm 73:1efda918f0ba 3833 #define PIT ((PIT_Type *)PIT_BASE)
bogdanm 73:1efda918f0ba 3834 /** Array initializer of PIT peripheral base pointers */
bogdanm 73:1efda918f0ba 3835 #define PIT_BASES { PIT }
bogdanm 73:1efda918f0ba 3836
bogdanm 73:1efda918f0ba 3837 /**
bogdanm 73:1efda918f0ba 3838 * @}
bogdanm 73:1efda918f0ba 3839 */ /* end of group PIT_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 3840
bogdanm 73:1efda918f0ba 3841
bogdanm 73:1efda918f0ba 3842 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3843 -- PMC Peripheral Access Layer
bogdanm 73:1efda918f0ba 3844 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3845
bogdanm 73:1efda918f0ba 3846 /**
bogdanm 73:1efda918f0ba 3847 * @addtogroup PMC_Peripheral_Access_Layer PMC Peripheral Access Layer
bogdanm 73:1efda918f0ba 3848 * @{
bogdanm 73:1efda918f0ba 3849 */
bogdanm 73:1efda918f0ba 3850
bogdanm 73:1efda918f0ba 3851 /** PMC - Register Layout Typedef */
bogdanm 73:1efda918f0ba 3852 typedef struct {
bogdanm 73:1efda918f0ba 3853 __IO uint8_t LVDSC1; /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
bogdanm 73:1efda918f0ba 3854 __IO uint8_t LVDSC2; /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
bogdanm 73:1efda918f0ba 3855 __IO uint8_t REGSC; /**< Regulator Status And Control register, offset: 0x2 */
bogdanm 73:1efda918f0ba 3856 } PMC_Type;
bogdanm 73:1efda918f0ba 3857
bogdanm 73:1efda918f0ba 3858 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3859 -- PMC Register Masks
bogdanm 73:1efda918f0ba 3860 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3861
bogdanm 73:1efda918f0ba 3862 /**
bogdanm 73:1efda918f0ba 3863 * @addtogroup PMC_Register_Masks PMC Register Masks
bogdanm 73:1efda918f0ba 3864 * @{
bogdanm 73:1efda918f0ba 3865 */
bogdanm 73:1efda918f0ba 3866
bogdanm 73:1efda918f0ba 3867 /* LVDSC1 Bit Fields */
bogdanm 73:1efda918f0ba 3868 #define PMC_LVDSC1_LVDV_MASK 0x3u
bogdanm 73:1efda918f0ba 3869 #define PMC_LVDSC1_LVDV_SHIFT 0
bogdanm 73:1efda918f0ba 3870 #define PMC_LVDSC1_LVDV(x) (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC1_LVDV_SHIFT))&PMC_LVDSC1_LVDV_MASK)
bogdanm 73:1efda918f0ba 3871 #define PMC_LVDSC1_LVDRE_MASK 0x10u
bogdanm 73:1efda918f0ba 3872 #define PMC_LVDSC1_LVDRE_SHIFT 4
bogdanm 73:1efda918f0ba 3873 #define PMC_LVDSC1_LVDIE_MASK 0x20u
bogdanm 73:1efda918f0ba 3874 #define PMC_LVDSC1_LVDIE_SHIFT 5
bogdanm 73:1efda918f0ba 3875 #define PMC_LVDSC1_LVDACK_MASK 0x40u
bogdanm 73:1efda918f0ba 3876 #define PMC_LVDSC1_LVDACK_SHIFT 6
bogdanm 73:1efda918f0ba 3877 #define PMC_LVDSC1_LVDF_MASK 0x80u
bogdanm 73:1efda918f0ba 3878 #define PMC_LVDSC1_LVDF_SHIFT 7
bogdanm 73:1efda918f0ba 3879 /* LVDSC2 Bit Fields */
bogdanm 73:1efda918f0ba 3880 #define PMC_LVDSC2_LVWV_MASK 0x3u
bogdanm 73:1efda918f0ba 3881 #define PMC_LVDSC2_LVWV_SHIFT 0
bogdanm 73:1efda918f0ba 3882 #define PMC_LVDSC2_LVWV(x) (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC2_LVWV_SHIFT))&PMC_LVDSC2_LVWV_MASK)
bogdanm 73:1efda918f0ba 3883 #define PMC_LVDSC2_LVWIE_MASK 0x20u
bogdanm 73:1efda918f0ba 3884 #define PMC_LVDSC2_LVWIE_SHIFT 5
bogdanm 73:1efda918f0ba 3885 #define PMC_LVDSC2_LVWACK_MASK 0x40u
bogdanm 73:1efda918f0ba 3886 #define PMC_LVDSC2_LVWACK_SHIFT 6
bogdanm 73:1efda918f0ba 3887 #define PMC_LVDSC2_LVWF_MASK 0x80u
bogdanm 73:1efda918f0ba 3888 #define PMC_LVDSC2_LVWF_SHIFT 7
bogdanm 73:1efda918f0ba 3889 /* REGSC Bit Fields */
bogdanm 73:1efda918f0ba 3890 #define PMC_REGSC_BGBE_MASK 0x1u
bogdanm 73:1efda918f0ba 3891 #define PMC_REGSC_BGBE_SHIFT 0
bogdanm 73:1efda918f0ba 3892 #define PMC_REGSC_REGONS_MASK 0x4u
bogdanm 73:1efda918f0ba 3893 #define PMC_REGSC_REGONS_SHIFT 2
bogdanm 73:1efda918f0ba 3894 #define PMC_REGSC_ACKISO_MASK 0x8u
bogdanm 73:1efda918f0ba 3895 #define PMC_REGSC_ACKISO_SHIFT 3
bogdanm 73:1efda918f0ba 3896 #define PMC_REGSC_BGEN_MASK 0x10u
bogdanm 73:1efda918f0ba 3897 #define PMC_REGSC_BGEN_SHIFT 4
bogdanm 73:1efda918f0ba 3898
bogdanm 73:1efda918f0ba 3899 /**
bogdanm 73:1efda918f0ba 3900 * @}
bogdanm 73:1efda918f0ba 3901 */ /* end of group PMC_Register_Masks */
bogdanm 73:1efda918f0ba 3902
bogdanm 73:1efda918f0ba 3903
bogdanm 73:1efda918f0ba 3904 /* PMC - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 3905 /** Peripheral PMC base address */
bogdanm 73:1efda918f0ba 3906 #define PMC_BASE (0x4007D000u)
bogdanm 73:1efda918f0ba 3907 /** Peripheral PMC base pointer */
bogdanm 73:1efda918f0ba 3908 #define PMC ((PMC_Type *)PMC_BASE)
bogdanm 73:1efda918f0ba 3909 /** Array initializer of PMC peripheral base pointers */
bogdanm 73:1efda918f0ba 3910 #define PMC_BASES { PMC }
bogdanm 73:1efda918f0ba 3911
bogdanm 73:1efda918f0ba 3912 /**
bogdanm 73:1efda918f0ba 3913 * @}
bogdanm 73:1efda918f0ba 3914 */ /* end of group PMC_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 3915
bogdanm 73:1efda918f0ba 3916
bogdanm 73:1efda918f0ba 3917 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3918 -- PORT Peripheral Access Layer
bogdanm 73:1efda918f0ba 3919 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3920
bogdanm 73:1efda918f0ba 3921 /**
bogdanm 73:1efda918f0ba 3922 * @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer
bogdanm 73:1efda918f0ba 3923 * @{
bogdanm 73:1efda918f0ba 3924 */
bogdanm 73:1efda918f0ba 3925
bogdanm 73:1efda918f0ba 3926 /** PORT - Register Layout Typedef */
bogdanm 73:1efda918f0ba 3927 typedef struct {
bogdanm 73:1efda918f0ba 3928 __IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
bogdanm 73:1efda918f0ba 3929 __O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
bogdanm 73:1efda918f0ba 3930 __O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
bogdanm 73:1efda918f0ba 3931 uint8_t RESERVED_0[24];
bogdanm 73:1efda918f0ba 3932 __IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
bogdanm 73:1efda918f0ba 3933 } PORT_Type;
bogdanm 73:1efda918f0ba 3934
bogdanm 73:1efda918f0ba 3935 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 3936 -- PORT Register Masks
bogdanm 73:1efda918f0ba 3937 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 3938
bogdanm 73:1efda918f0ba 3939 /**
bogdanm 73:1efda918f0ba 3940 * @addtogroup PORT_Register_Masks PORT Register Masks
bogdanm 73:1efda918f0ba 3941 * @{
bogdanm 73:1efda918f0ba 3942 */
bogdanm 73:1efda918f0ba 3943
bogdanm 73:1efda918f0ba 3944 /* PCR Bit Fields */
bogdanm 73:1efda918f0ba 3945 #define PORT_PCR_PS_MASK 0x1u
bogdanm 73:1efda918f0ba 3946 #define PORT_PCR_PS_SHIFT 0
bogdanm 73:1efda918f0ba 3947 #define PORT_PCR_PE_MASK 0x2u
bogdanm 73:1efda918f0ba 3948 #define PORT_PCR_PE_SHIFT 1
bogdanm 73:1efda918f0ba 3949 #define PORT_PCR_SRE_MASK 0x4u
bogdanm 73:1efda918f0ba 3950 #define PORT_PCR_SRE_SHIFT 2
bogdanm 73:1efda918f0ba 3951 #define PORT_PCR_PFE_MASK 0x10u
bogdanm 73:1efda918f0ba 3952 #define PORT_PCR_PFE_SHIFT 4
bogdanm 73:1efda918f0ba 3953 #define PORT_PCR_DSE_MASK 0x40u
bogdanm 73:1efda918f0ba 3954 #define PORT_PCR_DSE_SHIFT 6
bogdanm 73:1efda918f0ba 3955 #define PORT_PCR_MUX_MASK 0x700u
bogdanm 73:1efda918f0ba 3956 #define PORT_PCR_MUX_SHIFT 8
bogdanm 73:1efda918f0ba 3957 #define PORT_PCR_MUX(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_MUX_SHIFT))&PORT_PCR_MUX_MASK)
bogdanm 73:1efda918f0ba 3958 #define PORT_PCR_IRQC_MASK 0xF0000u
bogdanm 73:1efda918f0ba 3959 #define PORT_PCR_IRQC_SHIFT 16
bogdanm 73:1efda918f0ba 3960 #define PORT_PCR_IRQC(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_IRQC_SHIFT))&PORT_PCR_IRQC_MASK)
bogdanm 73:1efda918f0ba 3961 #define PORT_PCR_ISF_MASK 0x1000000u
bogdanm 73:1efda918f0ba 3962 #define PORT_PCR_ISF_SHIFT 24
bogdanm 73:1efda918f0ba 3963 /* GPCLR Bit Fields */
bogdanm 73:1efda918f0ba 3964 #define PORT_GPCLR_GPWD_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 3965 #define PORT_GPCLR_GPWD_SHIFT 0
bogdanm 73:1efda918f0ba 3966 #define PORT_GPCLR_GPWD(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWD_SHIFT))&PORT_GPCLR_GPWD_MASK)
bogdanm 73:1efda918f0ba 3967 #define PORT_GPCLR_GPWE_MASK 0xFFFF0000u
bogdanm 73:1efda918f0ba 3968 #define PORT_GPCLR_GPWE_SHIFT 16
bogdanm 73:1efda918f0ba 3969 #define PORT_GPCLR_GPWE(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWE_SHIFT))&PORT_GPCLR_GPWE_MASK)
bogdanm 73:1efda918f0ba 3970 /* GPCHR Bit Fields */
bogdanm 73:1efda918f0ba 3971 #define PORT_GPCHR_GPWD_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 3972 #define PORT_GPCHR_GPWD_SHIFT 0
bogdanm 73:1efda918f0ba 3973 #define PORT_GPCHR_GPWD(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWD_SHIFT))&PORT_GPCHR_GPWD_MASK)
bogdanm 73:1efda918f0ba 3974 #define PORT_GPCHR_GPWE_MASK 0xFFFF0000u
bogdanm 73:1efda918f0ba 3975 #define PORT_GPCHR_GPWE_SHIFT 16
bogdanm 73:1efda918f0ba 3976 #define PORT_GPCHR_GPWE(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWE_SHIFT))&PORT_GPCHR_GPWE_MASK)
bogdanm 73:1efda918f0ba 3977 /* ISFR Bit Fields */
bogdanm 73:1efda918f0ba 3978 #define PORT_ISFR_ISF_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 3979 #define PORT_ISFR_ISF_SHIFT 0
bogdanm 73:1efda918f0ba 3980 #define PORT_ISFR_ISF(x) (((uint32_t)(((uint32_t)(x))<<PORT_ISFR_ISF_SHIFT))&PORT_ISFR_ISF_MASK)
bogdanm 73:1efda918f0ba 3981
bogdanm 73:1efda918f0ba 3982 /**
bogdanm 73:1efda918f0ba 3983 * @}
bogdanm 73:1efda918f0ba 3984 */ /* end of group PORT_Register_Masks */
bogdanm 73:1efda918f0ba 3985
bogdanm 73:1efda918f0ba 3986
bogdanm 73:1efda918f0ba 3987 /* PORT - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 3988 /** Peripheral PORTA base address */
bogdanm 73:1efda918f0ba 3989 #define PORTA_BASE (0x40049000u)
bogdanm 73:1efda918f0ba 3990 /** Peripheral PORTA base pointer */
bogdanm 73:1efda918f0ba 3991 #define PORTA ((PORT_Type *)PORTA_BASE)
bogdanm 73:1efda918f0ba 3992 /** Peripheral PORTB base address */
bogdanm 73:1efda918f0ba 3993 #define PORTB_BASE (0x4004A000u)
bogdanm 73:1efda918f0ba 3994 /** Peripheral PORTB base pointer */
bogdanm 73:1efda918f0ba 3995 #define PORTB ((PORT_Type *)PORTB_BASE)
bogdanm 73:1efda918f0ba 3996 /** Peripheral PORTC base address */
bogdanm 73:1efda918f0ba 3997 #define PORTC_BASE (0x4004B000u)
bogdanm 73:1efda918f0ba 3998 /** Peripheral PORTC base pointer */
bogdanm 73:1efda918f0ba 3999 #define PORTC ((PORT_Type *)PORTC_BASE)
bogdanm 73:1efda918f0ba 4000 /** Peripheral PORTD base address */
bogdanm 73:1efda918f0ba 4001 #define PORTD_BASE (0x4004C000u)
bogdanm 73:1efda918f0ba 4002 /** Peripheral PORTD base pointer */
bogdanm 73:1efda918f0ba 4003 #define PORTD ((PORT_Type *)PORTD_BASE)
bogdanm 73:1efda918f0ba 4004 /** Peripheral PORTE base address */
bogdanm 73:1efda918f0ba 4005 #define PORTE_BASE (0x4004D000u)
bogdanm 73:1efda918f0ba 4006 /** Peripheral PORTE base pointer */
bogdanm 73:1efda918f0ba 4007 #define PORTE ((PORT_Type *)PORTE_BASE)
bogdanm 73:1efda918f0ba 4008 /** Array initializer of PORT peripheral base pointers */
bogdanm 73:1efda918f0ba 4009 #define PORT_BASES { PORTA, PORTB, PORTC, PORTD, PORTE }
bogdanm 73:1efda918f0ba 4010
bogdanm 73:1efda918f0ba 4011 /**
bogdanm 73:1efda918f0ba 4012 * @}
bogdanm 73:1efda918f0ba 4013 */ /* end of group PORT_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 4014
bogdanm 73:1efda918f0ba 4015
bogdanm 73:1efda918f0ba 4016 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4017 -- RCM Peripheral Access Layer
bogdanm 73:1efda918f0ba 4018 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4019
bogdanm 73:1efda918f0ba 4020 /**
bogdanm 73:1efda918f0ba 4021 * @addtogroup RCM_Peripheral_Access_Layer RCM Peripheral Access Layer
bogdanm 73:1efda918f0ba 4022 * @{
bogdanm 73:1efda918f0ba 4023 */
bogdanm 73:1efda918f0ba 4024
bogdanm 73:1efda918f0ba 4025 /** RCM - Register Layout Typedef */
bogdanm 73:1efda918f0ba 4026 typedef struct {
bogdanm 73:1efda918f0ba 4027 __I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
bogdanm 73:1efda918f0ba 4028 __I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
bogdanm 73:1efda918f0ba 4029 uint8_t RESERVED_0[2];
bogdanm 73:1efda918f0ba 4030 __IO uint8_t RPFC; /**< Reset Pin Filter Control register, offset: 0x4 */
bogdanm 73:1efda918f0ba 4031 __IO uint8_t RPFW; /**< Reset Pin Filter Width register, offset: 0x5 */
bogdanm 73:1efda918f0ba 4032 } RCM_Type;
bogdanm 73:1efda918f0ba 4033
bogdanm 73:1efda918f0ba 4034 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4035 -- RCM Register Masks
bogdanm 73:1efda918f0ba 4036 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4037
bogdanm 73:1efda918f0ba 4038 /**
bogdanm 73:1efda918f0ba 4039 * @addtogroup RCM_Register_Masks RCM Register Masks
bogdanm 73:1efda918f0ba 4040 * @{
bogdanm 73:1efda918f0ba 4041 */
bogdanm 73:1efda918f0ba 4042
bogdanm 73:1efda918f0ba 4043 /* SRS0 Bit Fields */
bogdanm 73:1efda918f0ba 4044 #define RCM_SRS0_WAKEUP_MASK 0x1u
bogdanm 73:1efda918f0ba 4045 #define RCM_SRS0_WAKEUP_SHIFT 0
bogdanm 73:1efda918f0ba 4046 #define RCM_SRS0_LVD_MASK 0x2u
bogdanm 73:1efda918f0ba 4047 #define RCM_SRS0_LVD_SHIFT 1
bogdanm 73:1efda918f0ba 4048 #define RCM_SRS0_LOC_MASK 0x4u
bogdanm 73:1efda918f0ba 4049 #define RCM_SRS0_LOC_SHIFT 2
bogdanm 73:1efda918f0ba 4050 #define RCM_SRS0_LOL_MASK 0x8u
bogdanm 73:1efda918f0ba 4051 #define RCM_SRS0_LOL_SHIFT 3
bogdanm 73:1efda918f0ba 4052 #define RCM_SRS0_WDOG_MASK 0x20u
bogdanm 73:1efda918f0ba 4053 #define RCM_SRS0_WDOG_SHIFT 5
bogdanm 73:1efda918f0ba 4054 #define RCM_SRS0_PIN_MASK 0x40u
bogdanm 73:1efda918f0ba 4055 #define RCM_SRS0_PIN_SHIFT 6
bogdanm 73:1efda918f0ba 4056 #define RCM_SRS0_POR_MASK 0x80u
bogdanm 73:1efda918f0ba 4057 #define RCM_SRS0_POR_SHIFT 7
bogdanm 73:1efda918f0ba 4058 /* SRS1 Bit Fields */
bogdanm 73:1efda918f0ba 4059 #define RCM_SRS1_LOCKUP_MASK 0x2u
bogdanm 73:1efda918f0ba 4060 #define RCM_SRS1_LOCKUP_SHIFT 1
bogdanm 73:1efda918f0ba 4061 #define RCM_SRS1_SW_MASK 0x4u
bogdanm 73:1efda918f0ba 4062 #define RCM_SRS1_SW_SHIFT 2
bogdanm 73:1efda918f0ba 4063 #define RCM_SRS1_MDM_AP_MASK 0x8u
bogdanm 73:1efda918f0ba 4064 #define RCM_SRS1_MDM_AP_SHIFT 3
bogdanm 73:1efda918f0ba 4065 #define RCM_SRS1_SACKERR_MASK 0x20u
bogdanm 73:1efda918f0ba 4066 #define RCM_SRS1_SACKERR_SHIFT 5
bogdanm 73:1efda918f0ba 4067 /* RPFC Bit Fields */
bogdanm 73:1efda918f0ba 4068 #define RCM_RPFC_RSTFLTSRW_MASK 0x3u
bogdanm 73:1efda918f0ba 4069 #define RCM_RPFC_RSTFLTSRW_SHIFT 0
bogdanm 73:1efda918f0ba 4070 #define RCM_RPFC_RSTFLTSRW(x) (((uint8_t)(((uint8_t)(x))<<RCM_RPFC_RSTFLTSRW_SHIFT))&RCM_RPFC_RSTFLTSRW_MASK)
bogdanm 73:1efda918f0ba 4071 #define RCM_RPFC_RSTFLTSS_MASK 0x4u
bogdanm 73:1efda918f0ba 4072 #define RCM_RPFC_RSTFLTSS_SHIFT 2
bogdanm 73:1efda918f0ba 4073 /* RPFW Bit Fields */
bogdanm 73:1efda918f0ba 4074 #define RCM_RPFW_RSTFLTSEL_MASK 0x1Fu
bogdanm 73:1efda918f0ba 4075 #define RCM_RPFW_RSTFLTSEL_SHIFT 0
bogdanm 73:1efda918f0ba 4076 #define RCM_RPFW_RSTFLTSEL(x) (((uint8_t)(((uint8_t)(x))<<RCM_RPFW_RSTFLTSEL_SHIFT))&RCM_RPFW_RSTFLTSEL_MASK)
bogdanm 73:1efda918f0ba 4077
bogdanm 73:1efda918f0ba 4078 /**
bogdanm 73:1efda918f0ba 4079 * @}
bogdanm 73:1efda918f0ba 4080 */ /* end of group RCM_Register_Masks */
bogdanm 73:1efda918f0ba 4081
bogdanm 73:1efda918f0ba 4082
bogdanm 73:1efda918f0ba 4083 /* RCM - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 4084 /** Peripheral RCM base address */
bogdanm 73:1efda918f0ba 4085 #define RCM_BASE (0x4007F000u)
bogdanm 73:1efda918f0ba 4086 /** Peripheral RCM base pointer */
bogdanm 73:1efda918f0ba 4087 #define RCM ((RCM_Type *)RCM_BASE)
bogdanm 73:1efda918f0ba 4088 /** Array initializer of RCM peripheral base pointers */
bogdanm 73:1efda918f0ba 4089 #define RCM_BASES { RCM }
bogdanm 73:1efda918f0ba 4090
bogdanm 73:1efda918f0ba 4091 /**
bogdanm 73:1efda918f0ba 4092 * @}
bogdanm 73:1efda918f0ba 4093 */ /* end of group RCM_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 4094
bogdanm 73:1efda918f0ba 4095
bogdanm 73:1efda918f0ba 4096 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4097 -- ROM Peripheral Access Layer
bogdanm 73:1efda918f0ba 4098 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4099
bogdanm 73:1efda918f0ba 4100 /**
bogdanm 73:1efda918f0ba 4101 * @addtogroup ROM_Peripheral_Access_Layer ROM Peripheral Access Layer
bogdanm 73:1efda918f0ba 4102 * @{
bogdanm 73:1efda918f0ba 4103 */
bogdanm 73:1efda918f0ba 4104
bogdanm 73:1efda918f0ba 4105 /** ROM - Register Layout Typedef */
bogdanm 73:1efda918f0ba 4106 typedef struct {
bogdanm 73:1efda918f0ba 4107 __I uint32_t ENTRY[3]; /**< Entry, array offset: 0x0, array step: 0x4 */
bogdanm 73:1efda918f0ba 4108 __I uint32_t TABLEMARK; /**< End of Table Marker Register, offset: 0xC */
bogdanm 73:1efda918f0ba 4109 uint8_t RESERVED_0[4028];
bogdanm 73:1efda918f0ba 4110 __I uint32_t SYSACCESS; /**< System Access Register, offset: 0xFCC */
bogdanm 73:1efda918f0ba 4111 __I uint32_t PERIPHID4; /**< Peripheral ID Register, offset: 0xFD0 */
bogdanm 73:1efda918f0ba 4112 __I uint32_t PERIPHID5; /**< Peripheral ID Register, offset: 0xFD4 */
bogdanm 73:1efda918f0ba 4113 __I uint32_t PERIPHID6; /**< Peripheral ID Register, offset: 0xFD8 */
bogdanm 73:1efda918f0ba 4114 __I uint32_t PERIPHID7; /**< Peripheral ID Register, offset: 0xFDC */
bogdanm 73:1efda918f0ba 4115 __I uint32_t PERIPHID0; /**< Peripheral ID Register, offset: 0xFE0 */
bogdanm 73:1efda918f0ba 4116 __I uint32_t PERIPHID1; /**< Peripheral ID Register, offset: 0xFE4 */
bogdanm 73:1efda918f0ba 4117 __I uint32_t PERIPHID2; /**< Peripheral ID Register, offset: 0xFE8 */
bogdanm 73:1efda918f0ba 4118 __I uint32_t PERIPHID3; /**< Peripheral ID Register, offset: 0xFEC */
bogdanm 73:1efda918f0ba 4119 __I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
bogdanm 73:1efda918f0ba 4120 } ROM_Type;
bogdanm 73:1efda918f0ba 4121
bogdanm 73:1efda918f0ba 4122 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4123 -- ROM Register Masks
bogdanm 73:1efda918f0ba 4124 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4125
bogdanm 73:1efda918f0ba 4126 /**
bogdanm 73:1efda918f0ba 4127 * @addtogroup ROM_Register_Masks ROM Register Masks
bogdanm 73:1efda918f0ba 4128 * @{
bogdanm 73:1efda918f0ba 4129 */
bogdanm 73:1efda918f0ba 4130
bogdanm 73:1efda918f0ba 4131 /* ENTRY Bit Fields */
bogdanm 73:1efda918f0ba 4132 #define ROM_ENTRY_ENTRY_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4133 #define ROM_ENTRY_ENTRY_SHIFT 0
bogdanm 73:1efda918f0ba 4134 #define ROM_ENTRY_ENTRY(x) (((uint32_t)(((uint32_t)(x))<<ROM_ENTRY_ENTRY_SHIFT))&ROM_ENTRY_ENTRY_MASK)
bogdanm 73:1efda918f0ba 4135 /* TABLEMARK Bit Fields */
bogdanm 73:1efda918f0ba 4136 #define ROM_TABLEMARK_MARK_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4137 #define ROM_TABLEMARK_MARK_SHIFT 0
bogdanm 73:1efda918f0ba 4138 #define ROM_TABLEMARK_MARK(x) (((uint32_t)(((uint32_t)(x))<<ROM_TABLEMARK_MARK_SHIFT))&ROM_TABLEMARK_MARK_MASK)
bogdanm 73:1efda918f0ba 4139 /* SYSACCESS Bit Fields */
bogdanm 73:1efda918f0ba 4140 #define ROM_SYSACCESS_SYSACCESS_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4141 #define ROM_SYSACCESS_SYSACCESS_SHIFT 0
bogdanm 73:1efda918f0ba 4142 #define ROM_SYSACCESS_SYSACCESS(x) (((uint32_t)(((uint32_t)(x))<<ROM_SYSACCESS_SYSACCESS_SHIFT))&ROM_SYSACCESS_SYSACCESS_MASK)
bogdanm 73:1efda918f0ba 4143 /* PERIPHID4 Bit Fields */
bogdanm 73:1efda918f0ba 4144 #define ROM_PERIPHID4_PERIPHID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4145 #define ROM_PERIPHID4_PERIPHID_SHIFT 0
bogdanm 73:1efda918f0ba 4146 #define ROM_PERIPHID4_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID4_PERIPHID_SHIFT))&ROM_PERIPHID4_PERIPHID_MASK)
bogdanm 73:1efda918f0ba 4147 /* PERIPHID5 Bit Fields */
bogdanm 73:1efda918f0ba 4148 #define ROM_PERIPHID5_PERIPHID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4149 #define ROM_PERIPHID5_PERIPHID_SHIFT 0
bogdanm 73:1efda918f0ba 4150 #define ROM_PERIPHID5_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID5_PERIPHID_SHIFT))&ROM_PERIPHID5_PERIPHID_MASK)
bogdanm 73:1efda918f0ba 4151 /* PERIPHID6 Bit Fields */
bogdanm 73:1efda918f0ba 4152 #define ROM_PERIPHID6_PERIPHID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4153 #define ROM_PERIPHID6_PERIPHID_SHIFT 0
bogdanm 73:1efda918f0ba 4154 #define ROM_PERIPHID6_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID6_PERIPHID_SHIFT))&ROM_PERIPHID6_PERIPHID_MASK)
bogdanm 73:1efda918f0ba 4155 /* PERIPHID7 Bit Fields */
bogdanm 73:1efda918f0ba 4156 #define ROM_PERIPHID7_PERIPHID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4157 #define ROM_PERIPHID7_PERIPHID_SHIFT 0
bogdanm 73:1efda918f0ba 4158 #define ROM_PERIPHID7_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID7_PERIPHID_SHIFT))&ROM_PERIPHID7_PERIPHID_MASK)
bogdanm 73:1efda918f0ba 4159 /* PERIPHID0 Bit Fields */
bogdanm 73:1efda918f0ba 4160 #define ROM_PERIPHID0_PERIPHID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4161 #define ROM_PERIPHID0_PERIPHID_SHIFT 0
bogdanm 73:1efda918f0ba 4162 #define ROM_PERIPHID0_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID0_PERIPHID_SHIFT))&ROM_PERIPHID0_PERIPHID_MASK)
bogdanm 73:1efda918f0ba 4163 /* PERIPHID1 Bit Fields */
bogdanm 73:1efda918f0ba 4164 #define ROM_PERIPHID1_PERIPHID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4165 #define ROM_PERIPHID1_PERIPHID_SHIFT 0
bogdanm 73:1efda918f0ba 4166 #define ROM_PERIPHID1_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID1_PERIPHID_SHIFT))&ROM_PERIPHID1_PERIPHID_MASK)
bogdanm 73:1efda918f0ba 4167 /* PERIPHID2 Bit Fields */
bogdanm 73:1efda918f0ba 4168 #define ROM_PERIPHID2_PERIPHID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4169 #define ROM_PERIPHID2_PERIPHID_SHIFT 0
bogdanm 73:1efda918f0ba 4170 #define ROM_PERIPHID2_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID2_PERIPHID_SHIFT))&ROM_PERIPHID2_PERIPHID_MASK)
bogdanm 73:1efda918f0ba 4171 /* PERIPHID3 Bit Fields */
bogdanm 73:1efda918f0ba 4172 #define ROM_PERIPHID3_PERIPHID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4173 #define ROM_PERIPHID3_PERIPHID_SHIFT 0
bogdanm 73:1efda918f0ba 4174 #define ROM_PERIPHID3_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID3_PERIPHID_SHIFT))&ROM_PERIPHID3_PERIPHID_MASK)
bogdanm 73:1efda918f0ba 4175 /* COMPID Bit Fields */
bogdanm 73:1efda918f0ba 4176 #define ROM_COMPID_COMPID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4177 #define ROM_COMPID_COMPID_SHIFT 0
bogdanm 73:1efda918f0ba 4178 #define ROM_COMPID_COMPID(x) (((uint32_t)(((uint32_t)(x))<<ROM_COMPID_COMPID_SHIFT))&ROM_COMPID_COMPID_MASK)
bogdanm 73:1efda918f0ba 4179
bogdanm 73:1efda918f0ba 4180 /**
bogdanm 73:1efda918f0ba 4181 * @}
bogdanm 73:1efda918f0ba 4182 */ /* end of group ROM_Register_Masks */
bogdanm 73:1efda918f0ba 4183
bogdanm 73:1efda918f0ba 4184
bogdanm 73:1efda918f0ba 4185 /* ROM - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 4186 /** Peripheral ROM base address */
bogdanm 73:1efda918f0ba 4187 #define ROM_BASE (0xF0002000u)
bogdanm 73:1efda918f0ba 4188 /** Peripheral ROM base pointer */
bogdanm 73:1efda918f0ba 4189 #define ROM ((ROM_Type *)ROM_BASE)
bogdanm 73:1efda918f0ba 4190 /** Array initializer of ROM peripheral base pointers */
bogdanm 73:1efda918f0ba 4191 #define ROM_BASES { ROM }
bogdanm 73:1efda918f0ba 4192
bogdanm 73:1efda918f0ba 4193 /**
bogdanm 73:1efda918f0ba 4194 * @}
bogdanm 73:1efda918f0ba 4195 */ /* end of group ROM_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 4196
bogdanm 73:1efda918f0ba 4197
bogdanm 73:1efda918f0ba 4198 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4199 -- RTC Peripheral Access Layer
bogdanm 73:1efda918f0ba 4200 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4201
bogdanm 73:1efda918f0ba 4202 /**
bogdanm 73:1efda918f0ba 4203 * @addtogroup RTC_Peripheral_Access_Layer RTC Peripheral Access Layer
bogdanm 73:1efda918f0ba 4204 * @{
bogdanm 73:1efda918f0ba 4205 */
bogdanm 73:1efda918f0ba 4206
bogdanm 73:1efda918f0ba 4207 /** RTC - Register Layout Typedef */
bogdanm 73:1efda918f0ba 4208 typedef struct {
bogdanm 73:1efda918f0ba 4209 __IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 4210 __IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
bogdanm 73:1efda918f0ba 4211 __IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
bogdanm 73:1efda918f0ba 4212 __IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
bogdanm 73:1efda918f0ba 4213 __IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
bogdanm 73:1efda918f0ba 4214 __IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
bogdanm 73:1efda918f0ba 4215 __IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
bogdanm 73:1efda918f0ba 4216 __IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
bogdanm 73:1efda918f0ba 4217 } RTC_Type;
bogdanm 73:1efda918f0ba 4218
bogdanm 73:1efda918f0ba 4219 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4220 -- RTC Register Masks
bogdanm 73:1efda918f0ba 4221 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4222
bogdanm 73:1efda918f0ba 4223 /**
bogdanm 73:1efda918f0ba 4224 * @addtogroup RTC_Register_Masks RTC Register Masks
bogdanm 73:1efda918f0ba 4225 * @{
bogdanm 73:1efda918f0ba 4226 */
bogdanm 73:1efda918f0ba 4227
bogdanm 73:1efda918f0ba 4228 /* TSR Bit Fields */
bogdanm 73:1efda918f0ba 4229 #define RTC_TSR_TSR_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4230 #define RTC_TSR_TSR_SHIFT 0
bogdanm 73:1efda918f0ba 4231 #define RTC_TSR_TSR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TSR_TSR_SHIFT))&RTC_TSR_TSR_MASK)
bogdanm 73:1efda918f0ba 4232 /* TPR Bit Fields */
bogdanm 73:1efda918f0ba 4233 #define RTC_TPR_TPR_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 4234 #define RTC_TPR_TPR_SHIFT 0
bogdanm 73:1efda918f0ba 4235 #define RTC_TPR_TPR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TPR_TPR_SHIFT))&RTC_TPR_TPR_MASK)
bogdanm 73:1efda918f0ba 4236 /* TAR Bit Fields */
bogdanm 73:1efda918f0ba 4237 #define RTC_TAR_TAR_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4238 #define RTC_TAR_TAR_SHIFT 0
bogdanm 73:1efda918f0ba 4239 #define RTC_TAR_TAR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TAR_TAR_SHIFT))&RTC_TAR_TAR_MASK)
bogdanm 73:1efda918f0ba 4240 /* TCR Bit Fields */
bogdanm 73:1efda918f0ba 4241 #define RTC_TCR_TCR_MASK 0xFFu
bogdanm 73:1efda918f0ba 4242 #define RTC_TCR_TCR_SHIFT 0
bogdanm 73:1efda918f0ba 4243 #define RTC_TCR_TCR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCR_SHIFT))&RTC_TCR_TCR_MASK)
bogdanm 73:1efda918f0ba 4244 #define RTC_TCR_CIR_MASK 0xFF00u
bogdanm 73:1efda918f0ba 4245 #define RTC_TCR_CIR_SHIFT 8
bogdanm 73:1efda918f0ba 4246 #define RTC_TCR_CIR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIR_SHIFT))&RTC_TCR_CIR_MASK)
bogdanm 73:1efda918f0ba 4247 #define RTC_TCR_TCV_MASK 0xFF0000u
bogdanm 73:1efda918f0ba 4248 #define RTC_TCR_TCV_SHIFT 16
bogdanm 73:1efda918f0ba 4249 #define RTC_TCR_TCV(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCV_SHIFT))&RTC_TCR_TCV_MASK)
bogdanm 73:1efda918f0ba 4250 #define RTC_TCR_CIC_MASK 0xFF000000u
bogdanm 73:1efda918f0ba 4251 #define RTC_TCR_CIC_SHIFT 24
bogdanm 73:1efda918f0ba 4252 #define RTC_TCR_CIC(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIC_SHIFT))&RTC_TCR_CIC_MASK)
bogdanm 73:1efda918f0ba 4253 /* CR Bit Fields */
bogdanm 73:1efda918f0ba 4254 #define RTC_CR_SWR_MASK 0x1u
bogdanm 73:1efda918f0ba 4255 #define RTC_CR_SWR_SHIFT 0
bogdanm 73:1efda918f0ba 4256 #define RTC_CR_WPE_MASK 0x2u
bogdanm 73:1efda918f0ba 4257 #define RTC_CR_WPE_SHIFT 1
bogdanm 73:1efda918f0ba 4258 #define RTC_CR_SUP_MASK 0x4u
bogdanm 73:1efda918f0ba 4259 #define RTC_CR_SUP_SHIFT 2
bogdanm 73:1efda918f0ba 4260 #define RTC_CR_UM_MASK 0x8u
bogdanm 73:1efda918f0ba 4261 #define RTC_CR_UM_SHIFT 3
bogdanm 73:1efda918f0ba 4262 #define RTC_CR_OSCE_MASK 0x100u
bogdanm 73:1efda918f0ba 4263 #define RTC_CR_OSCE_SHIFT 8
bogdanm 73:1efda918f0ba 4264 #define RTC_CR_CLKO_MASK 0x200u
bogdanm 73:1efda918f0ba 4265 #define RTC_CR_CLKO_SHIFT 9
bogdanm 73:1efda918f0ba 4266 #define RTC_CR_SC16P_MASK 0x400u
bogdanm 73:1efda918f0ba 4267 #define RTC_CR_SC16P_SHIFT 10
bogdanm 73:1efda918f0ba 4268 #define RTC_CR_SC8P_MASK 0x800u
bogdanm 73:1efda918f0ba 4269 #define RTC_CR_SC8P_SHIFT 11
bogdanm 73:1efda918f0ba 4270 #define RTC_CR_SC4P_MASK 0x1000u
bogdanm 73:1efda918f0ba 4271 #define RTC_CR_SC4P_SHIFT 12
bogdanm 73:1efda918f0ba 4272 #define RTC_CR_SC2P_MASK 0x2000u
bogdanm 73:1efda918f0ba 4273 #define RTC_CR_SC2P_SHIFT 13
bogdanm 73:1efda918f0ba 4274 /* SR Bit Fields */
bogdanm 73:1efda918f0ba 4275 #define RTC_SR_TIF_MASK 0x1u
bogdanm 73:1efda918f0ba 4276 #define RTC_SR_TIF_SHIFT 0
bogdanm 73:1efda918f0ba 4277 #define RTC_SR_TOF_MASK 0x2u
bogdanm 73:1efda918f0ba 4278 #define RTC_SR_TOF_SHIFT 1
bogdanm 73:1efda918f0ba 4279 #define RTC_SR_TAF_MASK 0x4u
bogdanm 73:1efda918f0ba 4280 #define RTC_SR_TAF_SHIFT 2
bogdanm 73:1efda918f0ba 4281 #define RTC_SR_TCE_MASK 0x10u
bogdanm 73:1efda918f0ba 4282 #define RTC_SR_TCE_SHIFT 4
bogdanm 73:1efda918f0ba 4283 /* LR Bit Fields */
bogdanm 73:1efda918f0ba 4284 #define RTC_LR_TCL_MASK 0x8u
bogdanm 73:1efda918f0ba 4285 #define RTC_LR_TCL_SHIFT 3
bogdanm 73:1efda918f0ba 4286 #define RTC_LR_CRL_MASK 0x10u
bogdanm 73:1efda918f0ba 4287 #define RTC_LR_CRL_SHIFT 4
bogdanm 73:1efda918f0ba 4288 #define RTC_LR_SRL_MASK 0x20u
bogdanm 73:1efda918f0ba 4289 #define RTC_LR_SRL_SHIFT 5
bogdanm 73:1efda918f0ba 4290 #define RTC_LR_LRL_MASK 0x40u
bogdanm 73:1efda918f0ba 4291 #define RTC_LR_LRL_SHIFT 6
bogdanm 73:1efda918f0ba 4292 /* IER Bit Fields */
bogdanm 73:1efda918f0ba 4293 #define RTC_IER_TIIE_MASK 0x1u
bogdanm 73:1efda918f0ba 4294 #define RTC_IER_TIIE_SHIFT 0
bogdanm 73:1efda918f0ba 4295 #define RTC_IER_TOIE_MASK 0x2u
bogdanm 73:1efda918f0ba 4296 #define RTC_IER_TOIE_SHIFT 1
bogdanm 73:1efda918f0ba 4297 #define RTC_IER_TAIE_MASK 0x4u
bogdanm 73:1efda918f0ba 4298 #define RTC_IER_TAIE_SHIFT 2
bogdanm 73:1efda918f0ba 4299 #define RTC_IER_TSIE_MASK 0x10u
bogdanm 73:1efda918f0ba 4300 #define RTC_IER_TSIE_SHIFT 4
bogdanm 73:1efda918f0ba 4301 #define RTC_IER_WPON_MASK 0x80u
bogdanm 73:1efda918f0ba 4302 #define RTC_IER_WPON_SHIFT 7
bogdanm 73:1efda918f0ba 4303
bogdanm 73:1efda918f0ba 4304 /**
bogdanm 73:1efda918f0ba 4305 * @}
bogdanm 73:1efda918f0ba 4306 */ /* end of group RTC_Register_Masks */
bogdanm 73:1efda918f0ba 4307
bogdanm 73:1efda918f0ba 4308
bogdanm 73:1efda918f0ba 4309 /* RTC - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 4310 /** Peripheral RTC base address */
bogdanm 73:1efda918f0ba 4311 #define RTC_BASE (0x4003D000u)
bogdanm 73:1efda918f0ba 4312 /** Peripheral RTC base pointer */
bogdanm 73:1efda918f0ba 4313 #define RTC ((RTC_Type *)RTC_BASE)
bogdanm 73:1efda918f0ba 4314 /** Array initializer of RTC peripheral base pointers */
bogdanm 73:1efda918f0ba 4315 #define RTC_BASES { RTC }
bogdanm 73:1efda918f0ba 4316
bogdanm 73:1efda918f0ba 4317 /**
bogdanm 73:1efda918f0ba 4318 * @}
bogdanm 73:1efda918f0ba 4319 */ /* end of group RTC_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 4320
bogdanm 73:1efda918f0ba 4321
bogdanm 73:1efda918f0ba 4322 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4323 -- SIM Peripheral Access Layer
bogdanm 73:1efda918f0ba 4324 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4325
bogdanm 73:1efda918f0ba 4326 /**
bogdanm 73:1efda918f0ba 4327 * @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer
bogdanm 73:1efda918f0ba 4328 * @{
bogdanm 73:1efda918f0ba 4329 */
bogdanm 73:1efda918f0ba 4330
bogdanm 73:1efda918f0ba 4331 /** SIM - Register Layout Typedef */
bogdanm 73:1efda918f0ba 4332 typedef struct {
bogdanm 73:1efda918f0ba 4333 __IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
bogdanm 73:1efda918f0ba 4334 __IO uint32_t SOPT1CFG; /**< SOPT1 Configuration Register, offset: 0x4 */
bogdanm 73:1efda918f0ba 4335 uint8_t RESERVED_0[4092];
bogdanm 73:1efda918f0ba 4336 __IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
bogdanm 73:1efda918f0ba 4337 uint8_t RESERVED_1[4];
bogdanm 73:1efda918f0ba 4338 __IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
bogdanm 73:1efda918f0ba 4339 __IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
bogdanm 73:1efda918f0ba 4340 uint8_t RESERVED_2[4];
bogdanm 73:1efda918f0ba 4341 __IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
bogdanm 73:1efda918f0ba 4342 uint8_t RESERVED_3[8];
bogdanm 73:1efda918f0ba 4343 __I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
bogdanm 73:1efda918f0ba 4344 uint8_t RESERVED_4[12];
bogdanm 73:1efda918f0ba 4345 __IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
bogdanm 73:1efda918f0ba 4346 __IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
bogdanm 73:1efda918f0ba 4347 __IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
bogdanm 73:1efda918f0ba 4348 __IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
bogdanm 73:1efda918f0ba 4349 __IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
bogdanm 73:1efda918f0ba 4350 uint8_t RESERVED_5[4];
bogdanm 73:1efda918f0ba 4351 __IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
bogdanm 73:1efda918f0ba 4352 __I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
bogdanm 73:1efda918f0ba 4353 uint8_t RESERVED_6[4];
bogdanm 73:1efda918f0ba 4354 __I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
bogdanm 73:1efda918f0ba 4355 __I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
bogdanm 73:1efda918f0ba 4356 __I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
bogdanm 73:1efda918f0ba 4357 uint8_t RESERVED_7[156];
bogdanm 73:1efda918f0ba 4358 __IO uint32_t COPC; /**< COP Control Register, offset: 0x1100 */
bogdanm 73:1efda918f0ba 4359 __O uint32_t SRVCOP; /**< Service COP Register, offset: 0x1104 */
bogdanm 73:1efda918f0ba 4360 } SIM_Type;
bogdanm 73:1efda918f0ba 4361
bogdanm 73:1efda918f0ba 4362 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4363 -- SIM Register Masks
bogdanm 73:1efda918f0ba 4364 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4365
bogdanm 73:1efda918f0ba 4366 /**
bogdanm 73:1efda918f0ba 4367 * @addtogroup SIM_Register_Masks SIM Register Masks
bogdanm 73:1efda918f0ba 4368 * @{
bogdanm 73:1efda918f0ba 4369 */
bogdanm 73:1efda918f0ba 4370
bogdanm 73:1efda918f0ba 4371 /* SOPT1 Bit Fields */
bogdanm 73:1efda918f0ba 4372 #define SIM_SOPT1_OSC32KSEL_MASK 0xC0000u
bogdanm 73:1efda918f0ba 4373 #define SIM_SOPT1_OSC32KSEL_SHIFT 18
bogdanm 73:1efda918f0ba 4374 #define SIM_SOPT1_OSC32KSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT1_OSC32KSEL_SHIFT))&SIM_SOPT1_OSC32KSEL_MASK)
bogdanm 73:1efda918f0ba 4375 #define SIM_SOPT1_USBVSTBY_MASK 0x20000000u
bogdanm 73:1efda918f0ba 4376 #define SIM_SOPT1_USBVSTBY_SHIFT 29
bogdanm 73:1efda918f0ba 4377 #define SIM_SOPT1_USBSSTBY_MASK 0x40000000u
bogdanm 73:1efda918f0ba 4378 #define SIM_SOPT1_USBSSTBY_SHIFT 30
bogdanm 73:1efda918f0ba 4379 #define SIM_SOPT1_USBREGEN_MASK 0x80000000u
bogdanm 73:1efda918f0ba 4380 #define SIM_SOPT1_USBREGEN_SHIFT 31
bogdanm 73:1efda918f0ba 4381 /* SOPT1CFG Bit Fields */
bogdanm 73:1efda918f0ba 4382 #define SIM_SOPT1CFG_URWE_MASK 0x1000000u
bogdanm 73:1efda918f0ba 4383 #define SIM_SOPT1CFG_URWE_SHIFT 24
bogdanm 73:1efda918f0ba 4384 #define SIM_SOPT1CFG_UVSWE_MASK 0x2000000u
bogdanm 73:1efda918f0ba 4385 #define SIM_SOPT1CFG_UVSWE_SHIFT 25
bogdanm 73:1efda918f0ba 4386 #define SIM_SOPT1CFG_USSWE_MASK 0x4000000u
bogdanm 73:1efda918f0ba 4387 #define SIM_SOPT1CFG_USSWE_SHIFT 26
bogdanm 73:1efda918f0ba 4388 /* SOPT2 Bit Fields */
bogdanm 73:1efda918f0ba 4389 #define SIM_SOPT2_RTCCLKOUTSEL_MASK 0x10u
bogdanm 73:1efda918f0ba 4390 #define SIM_SOPT2_RTCCLKOUTSEL_SHIFT 4
bogdanm 73:1efda918f0ba 4391 #define SIM_SOPT2_CLKOUTSEL_MASK 0xE0u
bogdanm 73:1efda918f0ba 4392 #define SIM_SOPT2_CLKOUTSEL_SHIFT 5
bogdanm 73:1efda918f0ba 4393 #define SIM_SOPT2_CLKOUTSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_CLKOUTSEL_SHIFT))&SIM_SOPT2_CLKOUTSEL_MASK)
bogdanm 73:1efda918f0ba 4394 #define SIM_SOPT2_PLLFLLSEL_MASK 0x10000u
bogdanm 73:1efda918f0ba 4395 #define SIM_SOPT2_PLLFLLSEL_SHIFT 16
bogdanm 73:1efda918f0ba 4396 #define SIM_SOPT2_USBSRC_MASK 0x40000u
bogdanm 73:1efda918f0ba 4397 #define SIM_SOPT2_USBSRC_SHIFT 18
bogdanm 73:1efda918f0ba 4398 #define SIM_SOPT2_TPMSRC_MASK 0x3000000u
bogdanm 73:1efda918f0ba 4399 #define SIM_SOPT2_TPMSRC_SHIFT 24
bogdanm 73:1efda918f0ba 4400 #define SIM_SOPT2_TPMSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_TPMSRC_SHIFT))&SIM_SOPT2_TPMSRC_MASK)
bogdanm 73:1efda918f0ba 4401 #define SIM_SOPT2_UART0SRC_MASK 0xC000000u
bogdanm 73:1efda918f0ba 4402 #define SIM_SOPT2_UART0SRC_SHIFT 26
bogdanm 73:1efda918f0ba 4403 #define SIM_SOPT2_UART0SRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_UART0SRC_SHIFT))&SIM_SOPT2_UART0SRC_MASK)
bogdanm 73:1efda918f0ba 4404 /* SOPT4 Bit Fields */
bogdanm 73:1efda918f0ba 4405 #define SIM_SOPT4_TPM1CH0SRC_MASK 0xC0000u
bogdanm 73:1efda918f0ba 4406 #define SIM_SOPT4_TPM1CH0SRC_SHIFT 18
bogdanm 73:1efda918f0ba 4407 #define SIM_SOPT4_TPM1CH0SRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT4_TPM1CH0SRC_SHIFT))&SIM_SOPT4_TPM1CH0SRC_MASK)
bogdanm 73:1efda918f0ba 4408 #define SIM_SOPT4_TPM2CH0SRC_MASK 0x100000u
bogdanm 73:1efda918f0ba 4409 #define SIM_SOPT4_TPM2CH0SRC_SHIFT 20
bogdanm 73:1efda918f0ba 4410 #define SIM_SOPT4_TPM0CLKSEL_MASK 0x1000000u
bogdanm 73:1efda918f0ba 4411 #define SIM_SOPT4_TPM0CLKSEL_SHIFT 24
bogdanm 73:1efda918f0ba 4412 #define SIM_SOPT4_TPM1CLKSEL_MASK 0x2000000u
bogdanm 73:1efda918f0ba 4413 #define SIM_SOPT4_TPM1CLKSEL_SHIFT 25
bogdanm 73:1efda918f0ba 4414 #define SIM_SOPT4_TPM2CLKSEL_MASK 0x4000000u
bogdanm 73:1efda918f0ba 4415 #define SIM_SOPT4_TPM2CLKSEL_SHIFT 26
bogdanm 73:1efda918f0ba 4416 /* SOPT5 Bit Fields */
bogdanm 73:1efda918f0ba 4417 #define SIM_SOPT5_UART0TXSRC_MASK 0x3u
bogdanm 73:1efda918f0ba 4418 #define SIM_SOPT5_UART0TXSRC_SHIFT 0
bogdanm 73:1efda918f0ba 4419 #define SIM_SOPT5_UART0TXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART0TXSRC_SHIFT))&SIM_SOPT5_UART0TXSRC_MASK)
bogdanm 73:1efda918f0ba 4420 #define SIM_SOPT5_UART0RXSRC_MASK 0x4u
bogdanm 73:1efda918f0ba 4421 #define SIM_SOPT5_UART0RXSRC_SHIFT 2
bogdanm 73:1efda918f0ba 4422 #define SIM_SOPT5_UART1TXSRC_MASK 0x30u
bogdanm 73:1efda918f0ba 4423 #define SIM_SOPT5_UART1TXSRC_SHIFT 4
bogdanm 73:1efda918f0ba 4424 #define SIM_SOPT5_UART1TXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART1TXSRC_SHIFT))&SIM_SOPT5_UART1TXSRC_MASK)
bogdanm 73:1efda918f0ba 4425 #define SIM_SOPT5_UART1RXSRC_MASK 0x40u
bogdanm 73:1efda918f0ba 4426 #define SIM_SOPT5_UART1RXSRC_SHIFT 6
bogdanm 73:1efda918f0ba 4427 #define SIM_SOPT5_UART0ODE_MASK 0x10000u
bogdanm 73:1efda918f0ba 4428 #define SIM_SOPT5_UART0ODE_SHIFT 16
bogdanm 73:1efda918f0ba 4429 #define SIM_SOPT5_UART1ODE_MASK 0x20000u
bogdanm 73:1efda918f0ba 4430 #define SIM_SOPT5_UART1ODE_SHIFT 17
bogdanm 73:1efda918f0ba 4431 #define SIM_SOPT5_UART2ODE_MASK 0x40000u
bogdanm 73:1efda918f0ba 4432 #define SIM_SOPT5_UART2ODE_SHIFT 18
bogdanm 73:1efda918f0ba 4433 /* SOPT7 Bit Fields */
bogdanm 73:1efda918f0ba 4434 #define SIM_SOPT7_ADC0TRGSEL_MASK 0xFu
bogdanm 73:1efda918f0ba 4435 #define SIM_SOPT7_ADC0TRGSEL_SHIFT 0
bogdanm 73:1efda918f0ba 4436 #define SIM_SOPT7_ADC0TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT7_ADC0TRGSEL_SHIFT))&SIM_SOPT7_ADC0TRGSEL_MASK)
bogdanm 73:1efda918f0ba 4437 #define SIM_SOPT7_ADC0PRETRGSEL_MASK 0x10u
bogdanm 73:1efda918f0ba 4438 #define SIM_SOPT7_ADC0PRETRGSEL_SHIFT 4
bogdanm 73:1efda918f0ba 4439 #define SIM_SOPT7_ADC0ALTTRGEN_MASK 0x80u
bogdanm 73:1efda918f0ba 4440 #define SIM_SOPT7_ADC0ALTTRGEN_SHIFT 7
bogdanm 73:1efda918f0ba 4441 /* SDID Bit Fields */
bogdanm 73:1efda918f0ba 4442 #define SIM_SDID_PINID_MASK 0xFu
bogdanm 73:1efda918f0ba 4443 #define SIM_SDID_PINID_SHIFT 0
bogdanm 73:1efda918f0ba 4444 #define SIM_SDID_PINID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_PINID_SHIFT))&SIM_SDID_PINID_MASK)
bogdanm 73:1efda918f0ba 4445 #define SIM_SDID_DIEID_MASK 0xF80u
bogdanm 73:1efda918f0ba 4446 #define SIM_SDID_DIEID_SHIFT 7
bogdanm 73:1efda918f0ba 4447 #define SIM_SDID_DIEID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_DIEID_SHIFT))&SIM_SDID_DIEID_MASK)
bogdanm 73:1efda918f0ba 4448 #define SIM_SDID_REVID_MASK 0xF000u
bogdanm 73:1efda918f0ba 4449 #define SIM_SDID_REVID_SHIFT 12
bogdanm 73:1efda918f0ba 4450 #define SIM_SDID_REVID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_REVID_SHIFT))&SIM_SDID_REVID_MASK)
bogdanm 73:1efda918f0ba 4451 #define SIM_SDID_SRAMSIZE_MASK 0xF0000u
bogdanm 73:1efda918f0ba 4452 #define SIM_SDID_SRAMSIZE_SHIFT 16
bogdanm 73:1efda918f0ba 4453 #define SIM_SDID_SRAMSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SRAMSIZE_SHIFT))&SIM_SDID_SRAMSIZE_MASK)
bogdanm 73:1efda918f0ba 4454 #define SIM_SDID_SERIESID_MASK 0xF00000u
bogdanm 73:1efda918f0ba 4455 #define SIM_SDID_SERIESID_SHIFT 20
bogdanm 73:1efda918f0ba 4456 #define SIM_SDID_SERIESID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SERIESID_SHIFT))&SIM_SDID_SERIESID_MASK)
bogdanm 73:1efda918f0ba 4457 #define SIM_SDID_SUBFAMID_MASK 0xF000000u
bogdanm 73:1efda918f0ba 4458 #define SIM_SDID_SUBFAMID_SHIFT 24
bogdanm 73:1efda918f0ba 4459 #define SIM_SDID_SUBFAMID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SUBFAMID_SHIFT))&SIM_SDID_SUBFAMID_MASK)
bogdanm 73:1efda918f0ba 4460 #define SIM_SDID_FAMID_MASK 0xF0000000u
bogdanm 73:1efda918f0ba 4461 #define SIM_SDID_FAMID_SHIFT 28
bogdanm 73:1efda918f0ba 4462 #define SIM_SDID_FAMID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_FAMID_SHIFT))&SIM_SDID_FAMID_MASK)
bogdanm 73:1efda918f0ba 4463 /* SCGC4 Bit Fields */
bogdanm 73:1efda918f0ba 4464 #define SIM_SCGC4_I2C0_MASK 0x40u
bogdanm 73:1efda918f0ba 4465 #define SIM_SCGC4_I2C0_SHIFT 6
bogdanm 73:1efda918f0ba 4466 #define SIM_SCGC4_I2C1_MASK 0x80u
bogdanm 73:1efda918f0ba 4467 #define SIM_SCGC4_I2C1_SHIFT 7
bogdanm 73:1efda918f0ba 4468 #define SIM_SCGC4_UART0_MASK 0x400u
bogdanm 73:1efda918f0ba 4469 #define SIM_SCGC4_UART0_SHIFT 10
bogdanm 73:1efda918f0ba 4470 #define SIM_SCGC4_UART1_MASK 0x800u
bogdanm 73:1efda918f0ba 4471 #define SIM_SCGC4_UART1_SHIFT 11
bogdanm 73:1efda918f0ba 4472 #define SIM_SCGC4_UART2_MASK 0x1000u
bogdanm 73:1efda918f0ba 4473 #define SIM_SCGC4_UART2_SHIFT 12
bogdanm 73:1efda918f0ba 4474 #define SIM_SCGC4_USBOTG_MASK 0x40000u
bogdanm 73:1efda918f0ba 4475 #define SIM_SCGC4_USBOTG_SHIFT 18
bogdanm 73:1efda918f0ba 4476 #define SIM_SCGC4_CMP_MASK 0x80000u
bogdanm 73:1efda918f0ba 4477 #define SIM_SCGC4_CMP_SHIFT 19
bogdanm 73:1efda918f0ba 4478 #define SIM_SCGC4_SPI0_MASK 0x400000u
bogdanm 73:1efda918f0ba 4479 #define SIM_SCGC4_SPI0_SHIFT 22
bogdanm 73:1efda918f0ba 4480 #define SIM_SCGC4_SPI1_MASK 0x800000u
bogdanm 73:1efda918f0ba 4481 #define SIM_SCGC4_SPI1_SHIFT 23
bogdanm 73:1efda918f0ba 4482 /* SCGC5 Bit Fields */
bogdanm 73:1efda918f0ba 4483 #define SIM_SCGC5_LPTMR_MASK 0x1u
bogdanm 73:1efda918f0ba 4484 #define SIM_SCGC5_LPTMR_SHIFT 0
bogdanm 73:1efda918f0ba 4485 #define SIM_SCGC5_TSI_MASK 0x20u
bogdanm 73:1efda918f0ba 4486 #define SIM_SCGC5_TSI_SHIFT 5
bogdanm 73:1efda918f0ba 4487 #define SIM_SCGC5_PORTA_MASK 0x200u
bogdanm 73:1efda918f0ba 4488 #define SIM_SCGC5_PORTA_SHIFT 9
bogdanm 73:1efda918f0ba 4489 #define SIM_SCGC5_PORTB_MASK 0x400u
bogdanm 73:1efda918f0ba 4490 #define SIM_SCGC5_PORTB_SHIFT 10
bogdanm 73:1efda918f0ba 4491 #define SIM_SCGC5_PORTC_MASK 0x800u
bogdanm 73:1efda918f0ba 4492 #define SIM_SCGC5_PORTC_SHIFT 11
bogdanm 73:1efda918f0ba 4493 #define SIM_SCGC5_PORTD_MASK 0x1000u
bogdanm 73:1efda918f0ba 4494 #define SIM_SCGC5_PORTD_SHIFT 12
bogdanm 73:1efda918f0ba 4495 #define SIM_SCGC5_PORTE_MASK 0x2000u
bogdanm 73:1efda918f0ba 4496 #define SIM_SCGC5_PORTE_SHIFT 13
bogdanm 73:1efda918f0ba 4497 #define SIM_SCGC5_SLCD_MASK 0x80000u
bogdanm 73:1efda918f0ba 4498 #define SIM_SCGC5_SLCD_SHIFT 19
bogdanm 73:1efda918f0ba 4499 /* SCGC6 Bit Fields */
bogdanm 73:1efda918f0ba 4500 #define SIM_SCGC6_FTF_MASK 0x1u
bogdanm 73:1efda918f0ba 4501 #define SIM_SCGC6_FTF_SHIFT 0
bogdanm 73:1efda918f0ba 4502 #define SIM_SCGC6_DMAMUX_MASK 0x2u
bogdanm 73:1efda918f0ba 4503 #define SIM_SCGC6_DMAMUX_SHIFT 1
bogdanm 73:1efda918f0ba 4504 #define SIM_SCGC6_I2S_MASK 0x8000u
bogdanm 73:1efda918f0ba 4505 #define SIM_SCGC6_I2S_SHIFT 15
bogdanm 73:1efda918f0ba 4506 #define SIM_SCGC6_PIT_MASK 0x800000u
bogdanm 73:1efda918f0ba 4507 #define SIM_SCGC6_PIT_SHIFT 23
bogdanm 73:1efda918f0ba 4508 #define SIM_SCGC6_TPM0_MASK 0x1000000u
bogdanm 73:1efda918f0ba 4509 #define SIM_SCGC6_TPM0_SHIFT 24
bogdanm 73:1efda918f0ba 4510 #define SIM_SCGC6_TPM1_MASK 0x2000000u
bogdanm 73:1efda918f0ba 4511 #define SIM_SCGC6_TPM1_SHIFT 25
bogdanm 73:1efda918f0ba 4512 #define SIM_SCGC6_TPM2_MASK 0x4000000u
bogdanm 73:1efda918f0ba 4513 #define SIM_SCGC6_TPM2_SHIFT 26
bogdanm 73:1efda918f0ba 4514 #define SIM_SCGC6_ADC0_MASK 0x8000000u
bogdanm 73:1efda918f0ba 4515 #define SIM_SCGC6_ADC0_SHIFT 27
bogdanm 73:1efda918f0ba 4516 #define SIM_SCGC6_RTC_MASK 0x20000000u
bogdanm 73:1efda918f0ba 4517 #define SIM_SCGC6_RTC_SHIFT 29
bogdanm 73:1efda918f0ba 4518 #define SIM_SCGC6_DAC0_MASK 0x80000000u
bogdanm 73:1efda918f0ba 4519 #define SIM_SCGC6_DAC0_SHIFT 31
bogdanm 73:1efda918f0ba 4520 /* SCGC7 Bit Fields */
bogdanm 73:1efda918f0ba 4521 #define SIM_SCGC7_DMA_MASK 0x100u
bogdanm 73:1efda918f0ba 4522 #define SIM_SCGC7_DMA_SHIFT 8
bogdanm 73:1efda918f0ba 4523 /* CLKDIV1 Bit Fields */
bogdanm 73:1efda918f0ba 4524 #define SIM_CLKDIV1_OUTDIV4_MASK 0x70000u
bogdanm 73:1efda918f0ba 4525 #define SIM_CLKDIV1_OUTDIV4_SHIFT 16
bogdanm 73:1efda918f0ba 4526 #define SIM_CLKDIV1_OUTDIV4(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV4_SHIFT))&SIM_CLKDIV1_OUTDIV4_MASK)
bogdanm 73:1efda918f0ba 4527 #define SIM_CLKDIV1_OUTDIV1_MASK 0xF0000000u
bogdanm 73:1efda918f0ba 4528 #define SIM_CLKDIV1_OUTDIV1_SHIFT 28
bogdanm 73:1efda918f0ba 4529 #define SIM_CLKDIV1_OUTDIV1(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV1_SHIFT))&SIM_CLKDIV1_OUTDIV1_MASK)
bogdanm 73:1efda918f0ba 4530 /* FCFG1 Bit Fields */
bogdanm 73:1efda918f0ba 4531 #define SIM_FCFG1_FLASHDIS_MASK 0x1u
bogdanm 73:1efda918f0ba 4532 #define SIM_FCFG1_FLASHDIS_SHIFT 0
bogdanm 73:1efda918f0ba 4533 #define SIM_FCFG1_FLASHDOZE_MASK 0x2u
bogdanm 73:1efda918f0ba 4534 #define SIM_FCFG1_FLASHDOZE_SHIFT 1
bogdanm 73:1efda918f0ba 4535 #define SIM_FCFG1_PFSIZE_MASK 0xF000000u
bogdanm 73:1efda918f0ba 4536 #define SIM_FCFG1_PFSIZE_SHIFT 24
bogdanm 73:1efda918f0ba 4537 #define SIM_FCFG1_PFSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_PFSIZE_SHIFT))&SIM_FCFG1_PFSIZE_MASK)
bogdanm 73:1efda918f0ba 4538 /* FCFG2 Bit Fields */
bogdanm 73:1efda918f0ba 4539 #define SIM_FCFG2_MAXADDR1_MASK 0x7F0000u
bogdanm 73:1efda918f0ba 4540 #define SIM_FCFG2_MAXADDR1_SHIFT 16
bogdanm 73:1efda918f0ba 4541 #define SIM_FCFG2_MAXADDR1(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG2_MAXADDR1_SHIFT))&SIM_FCFG2_MAXADDR1_MASK)
bogdanm 73:1efda918f0ba 4542 #define SIM_FCFG2_MAXADDR0_MASK 0x7F000000u
bogdanm 73:1efda918f0ba 4543 #define SIM_FCFG2_MAXADDR0_SHIFT 24
bogdanm 73:1efda918f0ba 4544 #define SIM_FCFG2_MAXADDR0(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG2_MAXADDR0_SHIFT))&SIM_FCFG2_MAXADDR0_MASK)
bogdanm 73:1efda918f0ba 4545 /* UIDMH Bit Fields */
bogdanm 73:1efda918f0ba 4546 #define SIM_UIDMH_UID_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 4547 #define SIM_UIDMH_UID_SHIFT 0
bogdanm 73:1efda918f0ba 4548 #define SIM_UIDMH_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDMH_UID_SHIFT))&SIM_UIDMH_UID_MASK)
bogdanm 73:1efda918f0ba 4549 /* UIDML Bit Fields */
bogdanm 73:1efda918f0ba 4550 #define SIM_UIDML_UID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4551 #define SIM_UIDML_UID_SHIFT 0
bogdanm 73:1efda918f0ba 4552 #define SIM_UIDML_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDML_UID_SHIFT))&SIM_UIDML_UID_MASK)
bogdanm 73:1efda918f0ba 4553 /* UIDL Bit Fields */
bogdanm 73:1efda918f0ba 4554 #define SIM_UIDL_UID_MASK 0xFFFFFFFFu
bogdanm 73:1efda918f0ba 4555 #define SIM_UIDL_UID_SHIFT 0
bogdanm 73:1efda918f0ba 4556 #define SIM_UIDL_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDL_UID_SHIFT))&SIM_UIDL_UID_MASK)
bogdanm 73:1efda918f0ba 4557 /* COPC Bit Fields */
bogdanm 73:1efda918f0ba 4558 #define SIM_COPC_COPW_MASK 0x1u
bogdanm 73:1efda918f0ba 4559 #define SIM_COPC_COPW_SHIFT 0
bogdanm 73:1efda918f0ba 4560 #define SIM_COPC_COPCLKS_MASK 0x2u
bogdanm 73:1efda918f0ba 4561 #define SIM_COPC_COPCLKS_SHIFT 1
bogdanm 73:1efda918f0ba 4562 #define SIM_COPC_COPT_MASK 0xCu
bogdanm 73:1efda918f0ba 4563 #define SIM_COPC_COPT_SHIFT 2
bogdanm 73:1efda918f0ba 4564 #define SIM_COPC_COPT(x) (((uint32_t)(((uint32_t)(x))<<SIM_COPC_COPT_SHIFT))&SIM_COPC_COPT_MASK)
bogdanm 73:1efda918f0ba 4565 /* SRVCOP Bit Fields */
bogdanm 73:1efda918f0ba 4566 #define SIM_SRVCOP_SRVCOP_MASK 0xFFu
bogdanm 73:1efda918f0ba 4567 #define SIM_SRVCOP_SRVCOP_SHIFT 0
bogdanm 73:1efda918f0ba 4568 #define SIM_SRVCOP_SRVCOP(x) (((uint32_t)(((uint32_t)(x))<<SIM_SRVCOP_SRVCOP_SHIFT))&SIM_SRVCOP_SRVCOP_MASK)
bogdanm 73:1efda918f0ba 4569
bogdanm 73:1efda918f0ba 4570 /**
bogdanm 73:1efda918f0ba 4571 * @}
bogdanm 73:1efda918f0ba 4572 */ /* end of group SIM_Register_Masks */
bogdanm 73:1efda918f0ba 4573
bogdanm 73:1efda918f0ba 4574
bogdanm 73:1efda918f0ba 4575 /* SIM - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 4576 /** Peripheral SIM base address */
bogdanm 73:1efda918f0ba 4577 #define SIM_BASE (0x40047000u)
bogdanm 73:1efda918f0ba 4578 /** Peripheral SIM base pointer */
bogdanm 73:1efda918f0ba 4579 #define SIM ((SIM_Type *)SIM_BASE)
bogdanm 73:1efda918f0ba 4580 /** Array initializer of SIM peripheral base pointers */
bogdanm 73:1efda918f0ba 4581 #define SIM_BASES { SIM }
bogdanm 73:1efda918f0ba 4582
bogdanm 73:1efda918f0ba 4583 /**
bogdanm 73:1efda918f0ba 4584 * @}
bogdanm 73:1efda918f0ba 4585 */ /* end of group SIM_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 4586
bogdanm 73:1efda918f0ba 4587
bogdanm 73:1efda918f0ba 4588 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4589 -- SMC Peripheral Access Layer
bogdanm 73:1efda918f0ba 4590 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4591
bogdanm 73:1efda918f0ba 4592 /**
bogdanm 73:1efda918f0ba 4593 * @addtogroup SMC_Peripheral_Access_Layer SMC Peripheral Access Layer
bogdanm 73:1efda918f0ba 4594 * @{
bogdanm 73:1efda918f0ba 4595 */
bogdanm 73:1efda918f0ba 4596
bogdanm 73:1efda918f0ba 4597 /** SMC - Register Layout Typedef */
bogdanm 73:1efda918f0ba 4598 typedef struct {
bogdanm 73:1efda918f0ba 4599 __IO uint8_t PMPROT; /**< Power Mode Protection register, offset: 0x0 */
bogdanm 73:1efda918f0ba 4600 __IO uint8_t PMCTRL; /**< Power Mode Control register, offset: 0x1 */
bogdanm 73:1efda918f0ba 4601 __IO uint8_t STOPCTRL; /**< Stop Control Register, offset: 0x2 */
bogdanm 73:1efda918f0ba 4602 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */
bogdanm 73:1efda918f0ba 4603 } SMC_Type;
bogdanm 73:1efda918f0ba 4604
bogdanm 73:1efda918f0ba 4605 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4606 -- SMC Register Masks
bogdanm 73:1efda918f0ba 4607 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4608
bogdanm 73:1efda918f0ba 4609 /**
bogdanm 73:1efda918f0ba 4610 * @addtogroup SMC_Register_Masks SMC Register Masks
bogdanm 73:1efda918f0ba 4611 * @{
bogdanm 73:1efda918f0ba 4612 */
bogdanm 73:1efda918f0ba 4613
bogdanm 73:1efda918f0ba 4614 /* PMPROT Bit Fields */
bogdanm 73:1efda918f0ba 4615 #define SMC_PMPROT_AVLLS_MASK 0x2u
bogdanm 73:1efda918f0ba 4616 #define SMC_PMPROT_AVLLS_SHIFT 1
bogdanm 73:1efda918f0ba 4617 #define SMC_PMPROT_ALLS_MASK 0x8u
bogdanm 73:1efda918f0ba 4618 #define SMC_PMPROT_ALLS_SHIFT 3
bogdanm 73:1efda918f0ba 4619 #define SMC_PMPROT_AVLP_MASK 0x20u
bogdanm 73:1efda918f0ba 4620 #define SMC_PMPROT_AVLP_SHIFT 5
bogdanm 73:1efda918f0ba 4621 /* PMCTRL Bit Fields */
bogdanm 73:1efda918f0ba 4622 #define SMC_PMCTRL_STOPM_MASK 0x7u
bogdanm 73:1efda918f0ba 4623 #define SMC_PMCTRL_STOPM_SHIFT 0
bogdanm 73:1efda918f0ba 4624 #define SMC_PMCTRL_STOPM(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMCTRL_STOPM_SHIFT))&SMC_PMCTRL_STOPM_MASK)
bogdanm 73:1efda918f0ba 4625 #define SMC_PMCTRL_STOPA_MASK 0x8u
bogdanm 73:1efda918f0ba 4626 #define SMC_PMCTRL_STOPA_SHIFT 3
bogdanm 73:1efda918f0ba 4627 #define SMC_PMCTRL_RUNM_MASK 0x60u
bogdanm 73:1efda918f0ba 4628 #define SMC_PMCTRL_RUNM_SHIFT 5
bogdanm 73:1efda918f0ba 4629 #define SMC_PMCTRL_RUNM(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMCTRL_RUNM_SHIFT))&SMC_PMCTRL_RUNM_MASK)
bogdanm 73:1efda918f0ba 4630 /* STOPCTRL Bit Fields */
bogdanm 73:1efda918f0ba 4631 #define SMC_STOPCTRL_VLLSM_MASK 0x7u
bogdanm 73:1efda918f0ba 4632 #define SMC_STOPCTRL_VLLSM_SHIFT 0
bogdanm 73:1efda918f0ba 4633 #define SMC_STOPCTRL_VLLSM(x) (((uint8_t)(((uint8_t)(x))<<SMC_STOPCTRL_VLLSM_SHIFT))&SMC_STOPCTRL_VLLSM_MASK)
bogdanm 73:1efda918f0ba 4634 #define SMC_STOPCTRL_PORPO_MASK 0x20u
bogdanm 73:1efda918f0ba 4635 #define SMC_STOPCTRL_PORPO_SHIFT 5
bogdanm 73:1efda918f0ba 4636 #define SMC_STOPCTRL_PSTOPO_MASK 0xC0u
bogdanm 73:1efda918f0ba 4637 #define SMC_STOPCTRL_PSTOPO_SHIFT 6
bogdanm 73:1efda918f0ba 4638 #define SMC_STOPCTRL_PSTOPO(x) (((uint8_t)(((uint8_t)(x))<<SMC_STOPCTRL_PSTOPO_SHIFT))&SMC_STOPCTRL_PSTOPO_MASK)
bogdanm 73:1efda918f0ba 4639 /* PMSTAT Bit Fields */
bogdanm 73:1efda918f0ba 4640 #define SMC_PMSTAT_PMSTAT_MASK 0x7Fu
bogdanm 73:1efda918f0ba 4641 #define SMC_PMSTAT_PMSTAT_SHIFT 0
bogdanm 73:1efda918f0ba 4642 #define SMC_PMSTAT_PMSTAT(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMSTAT_PMSTAT_SHIFT))&SMC_PMSTAT_PMSTAT_MASK)
bogdanm 73:1efda918f0ba 4643
bogdanm 73:1efda918f0ba 4644 /**
bogdanm 73:1efda918f0ba 4645 * @}
bogdanm 73:1efda918f0ba 4646 */ /* end of group SMC_Register_Masks */
bogdanm 73:1efda918f0ba 4647
bogdanm 73:1efda918f0ba 4648
bogdanm 73:1efda918f0ba 4649 /* SMC - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 4650 /** Peripheral SMC base address */
bogdanm 73:1efda918f0ba 4651 #define SMC_BASE (0x4007E000u)
bogdanm 73:1efda918f0ba 4652 /** Peripheral SMC base pointer */
bogdanm 73:1efda918f0ba 4653 #define SMC ((SMC_Type *)SMC_BASE)
bogdanm 73:1efda918f0ba 4654 /** Array initializer of SMC peripheral base pointers */
bogdanm 73:1efda918f0ba 4655 #define SMC_BASES { SMC }
bogdanm 73:1efda918f0ba 4656
bogdanm 73:1efda918f0ba 4657 /**
bogdanm 73:1efda918f0ba 4658 * @}
bogdanm 73:1efda918f0ba 4659 */ /* end of group SMC_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 4660
bogdanm 73:1efda918f0ba 4661
bogdanm 73:1efda918f0ba 4662 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4663 -- SPI Peripheral Access Layer
bogdanm 73:1efda918f0ba 4664 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4665
bogdanm 73:1efda918f0ba 4666 /**
bogdanm 73:1efda918f0ba 4667 * @addtogroup SPI_Peripheral_Access_Layer SPI Peripheral Access Layer
bogdanm 73:1efda918f0ba 4668 * @{
bogdanm 73:1efda918f0ba 4669 */
bogdanm 73:1efda918f0ba 4670
bogdanm 73:1efda918f0ba 4671 /** SPI - Register Layout Typedef */
bogdanm 73:1efda918f0ba 4672 typedef struct {
bogdanm 73:1efda918f0ba 4673 __I uint8_t S; /**< SPI status register, offset: 0x0 */
bogdanm 73:1efda918f0ba 4674 __IO uint8_t BR; /**< SPI baud rate register, offset: 0x1 */
bogdanm 73:1efda918f0ba 4675 __IO uint8_t C2; /**< SPI control register 2, offset: 0x2 */
bogdanm 73:1efda918f0ba 4676 __IO uint8_t C1; /**< SPI control register 1, offset: 0x3 */
bogdanm 73:1efda918f0ba 4677 __IO uint8_t ML; /**< SPI match register low, offset: 0x4 */
bogdanm 73:1efda918f0ba 4678 __IO uint8_t MH; /**< SPI match register high, offset: 0x5 */
bogdanm 73:1efda918f0ba 4679 __IO uint8_t DL; /**< SPI data register low, offset: 0x6 */
bogdanm 73:1efda918f0ba 4680 __IO uint8_t DH; /**< SPI data register high, offset: 0x7 */
bogdanm 73:1efda918f0ba 4681 uint8_t RESERVED_0[2];
bogdanm 73:1efda918f0ba 4682 __IO uint8_t CI; /**< SPI clear interrupt register, offset: 0xA */
bogdanm 73:1efda918f0ba 4683 __IO uint8_t C3; /**< SPI control register 3, offset: 0xB */
bogdanm 73:1efda918f0ba 4684 } SPI_Type;
bogdanm 73:1efda918f0ba 4685
bogdanm 73:1efda918f0ba 4686 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4687 -- SPI Register Masks
bogdanm 73:1efda918f0ba 4688 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4689
bogdanm 73:1efda918f0ba 4690 /**
bogdanm 73:1efda918f0ba 4691 * @addtogroup SPI_Register_Masks SPI Register Masks
bogdanm 73:1efda918f0ba 4692 * @{
bogdanm 73:1efda918f0ba 4693 */
bogdanm 73:1efda918f0ba 4694
bogdanm 73:1efda918f0ba 4695 /* S Bit Fields */
bogdanm 73:1efda918f0ba 4696 #define SPI_S_RFIFOEF_MASK 0x1u
bogdanm 73:1efda918f0ba 4697 #define SPI_S_RFIFOEF_SHIFT 0
bogdanm 73:1efda918f0ba 4698 #define SPI_S_TXFULLF_MASK 0x2u
bogdanm 73:1efda918f0ba 4699 #define SPI_S_TXFULLF_SHIFT 1
bogdanm 73:1efda918f0ba 4700 #define SPI_S_TNEAREF_MASK 0x4u
bogdanm 73:1efda918f0ba 4701 #define SPI_S_TNEAREF_SHIFT 2
bogdanm 73:1efda918f0ba 4702 #define SPI_S_RNFULLF_MASK 0x8u
bogdanm 73:1efda918f0ba 4703 #define SPI_S_RNFULLF_SHIFT 3
bogdanm 73:1efda918f0ba 4704 #define SPI_S_MODF_MASK 0x10u
bogdanm 73:1efda918f0ba 4705 #define SPI_S_MODF_SHIFT 4
bogdanm 73:1efda918f0ba 4706 #define SPI_S_SPTEF_MASK 0x20u
bogdanm 73:1efda918f0ba 4707 #define SPI_S_SPTEF_SHIFT 5
bogdanm 73:1efda918f0ba 4708 #define SPI_S_SPMF_MASK 0x40u
bogdanm 73:1efda918f0ba 4709 #define SPI_S_SPMF_SHIFT 6
bogdanm 73:1efda918f0ba 4710 #define SPI_S_SPRF_MASK 0x80u
bogdanm 73:1efda918f0ba 4711 #define SPI_S_SPRF_SHIFT 7
bogdanm 73:1efda918f0ba 4712 /* BR Bit Fields */
bogdanm 73:1efda918f0ba 4713 #define SPI_BR_SPR_MASK 0xFu
bogdanm 73:1efda918f0ba 4714 #define SPI_BR_SPR_SHIFT 0
bogdanm 73:1efda918f0ba 4715 #define SPI_BR_SPR(x) (((uint8_t)(((uint8_t)(x))<<SPI_BR_SPR_SHIFT))&SPI_BR_SPR_MASK)
bogdanm 73:1efda918f0ba 4716 #define SPI_BR_SPPR_MASK 0x70u
bogdanm 73:1efda918f0ba 4717 #define SPI_BR_SPPR_SHIFT 4
bogdanm 73:1efda918f0ba 4718 #define SPI_BR_SPPR(x) (((uint8_t)(((uint8_t)(x))<<SPI_BR_SPPR_SHIFT))&SPI_BR_SPPR_MASK)
bogdanm 73:1efda918f0ba 4719 /* C2 Bit Fields */
bogdanm 73:1efda918f0ba 4720 #define SPI_C2_SPC0_MASK 0x1u
bogdanm 73:1efda918f0ba 4721 #define SPI_C2_SPC0_SHIFT 0
bogdanm 73:1efda918f0ba 4722 #define SPI_C2_SPISWAI_MASK 0x2u
bogdanm 73:1efda918f0ba 4723 #define SPI_C2_SPISWAI_SHIFT 1
bogdanm 73:1efda918f0ba 4724 #define SPI_C2_RXDMAE_MASK 0x4u
bogdanm 73:1efda918f0ba 4725 #define SPI_C2_RXDMAE_SHIFT 2
bogdanm 73:1efda918f0ba 4726 #define SPI_C2_BIDIROE_MASK 0x8u
bogdanm 73:1efda918f0ba 4727 #define SPI_C2_BIDIROE_SHIFT 3
bogdanm 73:1efda918f0ba 4728 #define SPI_C2_MODFEN_MASK 0x10u
bogdanm 73:1efda918f0ba 4729 #define SPI_C2_MODFEN_SHIFT 4
bogdanm 73:1efda918f0ba 4730 #define SPI_C2_TXDMAE_MASK 0x20u
bogdanm 73:1efda918f0ba 4731 #define SPI_C2_TXDMAE_SHIFT 5
bogdanm 73:1efda918f0ba 4732 #define SPI_C2_SPIMODE_MASK 0x40u
bogdanm 73:1efda918f0ba 4733 #define SPI_C2_SPIMODE_SHIFT 6
bogdanm 73:1efda918f0ba 4734 #define SPI_C2_SPMIE_MASK 0x80u
bogdanm 73:1efda918f0ba 4735 #define SPI_C2_SPMIE_SHIFT 7
bogdanm 73:1efda918f0ba 4736 /* C1 Bit Fields */
bogdanm 73:1efda918f0ba 4737 #define SPI_C1_LSBFE_MASK 0x1u
bogdanm 73:1efda918f0ba 4738 #define SPI_C1_LSBFE_SHIFT 0
bogdanm 73:1efda918f0ba 4739 #define SPI_C1_SSOE_MASK 0x2u
bogdanm 73:1efda918f0ba 4740 #define SPI_C1_SSOE_SHIFT 1
bogdanm 73:1efda918f0ba 4741 #define SPI_C1_CPHA_MASK 0x4u
bogdanm 73:1efda918f0ba 4742 #define SPI_C1_CPHA_SHIFT 2
bogdanm 73:1efda918f0ba 4743 #define SPI_C1_CPOL_MASK 0x8u
bogdanm 73:1efda918f0ba 4744 #define SPI_C1_CPOL_SHIFT 3
bogdanm 73:1efda918f0ba 4745 #define SPI_C1_MSTR_MASK 0x10u
bogdanm 73:1efda918f0ba 4746 #define SPI_C1_MSTR_SHIFT 4
bogdanm 73:1efda918f0ba 4747 #define SPI_C1_SPTIE_MASK 0x20u
bogdanm 73:1efda918f0ba 4748 #define SPI_C1_SPTIE_SHIFT 5
bogdanm 73:1efda918f0ba 4749 #define SPI_C1_SPE_MASK 0x40u
bogdanm 73:1efda918f0ba 4750 #define SPI_C1_SPE_SHIFT 6
bogdanm 73:1efda918f0ba 4751 #define SPI_C1_SPIE_MASK 0x80u
bogdanm 73:1efda918f0ba 4752 #define SPI_C1_SPIE_SHIFT 7
bogdanm 73:1efda918f0ba 4753 /* ML Bit Fields */
bogdanm 73:1efda918f0ba 4754 #define SPI_ML_Bits_MASK 0xFFu
bogdanm 73:1efda918f0ba 4755 #define SPI_ML_Bits_SHIFT 0
bogdanm 73:1efda918f0ba 4756 #define SPI_ML_Bits(x) (((uint8_t)(((uint8_t)(x))<<SPI_ML_Bits_SHIFT))&SPI_ML_Bits_MASK)
bogdanm 73:1efda918f0ba 4757 /* MH Bit Fields */
bogdanm 73:1efda918f0ba 4758 #define SPI_MH_Bits_MASK 0xFFu
bogdanm 73:1efda918f0ba 4759 #define SPI_MH_Bits_SHIFT 0
bogdanm 73:1efda918f0ba 4760 #define SPI_MH_Bits(x) (((uint8_t)(((uint8_t)(x))<<SPI_MH_Bits_SHIFT))&SPI_MH_Bits_MASK)
bogdanm 73:1efda918f0ba 4761 /* DL Bit Fields */
bogdanm 73:1efda918f0ba 4762 #define SPI_DL_Bits_MASK 0xFFu
bogdanm 73:1efda918f0ba 4763 #define SPI_DL_Bits_SHIFT 0
bogdanm 73:1efda918f0ba 4764 #define SPI_DL_Bits(x) (((uint8_t)(((uint8_t)(x))<<SPI_DL_Bits_SHIFT))&SPI_DL_Bits_MASK)
bogdanm 73:1efda918f0ba 4765 /* DH Bit Fields */
bogdanm 73:1efda918f0ba 4766 #define SPI_DH_Bits_MASK 0xFFu
bogdanm 73:1efda918f0ba 4767 #define SPI_DH_Bits_SHIFT 0
bogdanm 73:1efda918f0ba 4768 #define SPI_DH_Bits(x) (((uint8_t)(((uint8_t)(x))<<SPI_DH_Bits_SHIFT))&SPI_DH_Bits_MASK)
bogdanm 73:1efda918f0ba 4769 /* CI Bit Fields */
bogdanm 73:1efda918f0ba 4770 #define SPI_CI_SPRFCI_MASK 0x1u
bogdanm 73:1efda918f0ba 4771 #define SPI_CI_SPRFCI_SHIFT 0
bogdanm 73:1efda918f0ba 4772 #define SPI_CI_SPTEFCI_MASK 0x2u
bogdanm 73:1efda918f0ba 4773 #define SPI_CI_SPTEFCI_SHIFT 1
bogdanm 73:1efda918f0ba 4774 #define SPI_CI_RNFULLFCI_MASK 0x4u
bogdanm 73:1efda918f0ba 4775 #define SPI_CI_RNFULLFCI_SHIFT 2
bogdanm 73:1efda918f0ba 4776 #define SPI_CI_TNEAREFCI_MASK 0x8u
bogdanm 73:1efda918f0ba 4777 #define SPI_CI_TNEAREFCI_SHIFT 3
bogdanm 73:1efda918f0ba 4778 #define SPI_CI_RXFOF_MASK 0x10u
bogdanm 73:1efda918f0ba 4779 #define SPI_CI_RXFOF_SHIFT 4
bogdanm 73:1efda918f0ba 4780 #define SPI_CI_TXFOF_MASK 0x20u
bogdanm 73:1efda918f0ba 4781 #define SPI_CI_TXFOF_SHIFT 5
bogdanm 73:1efda918f0ba 4782 #define SPI_CI_RXFERR_MASK 0x40u
bogdanm 73:1efda918f0ba 4783 #define SPI_CI_RXFERR_SHIFT 6
bogdanm 73:1efda918f0ba 4784 #define SPI_CI_TXFERR_MASK 0x80u
bogdanm 73:1efda918f0ba 4785 #define SPI_CI_TXFERR_SHIFT 7
bogdanm 73:1efda918f0ba 4786 /* C3 Bit Fields */
bogdanm 73:1efda918f0ba 4787 #define SPI_C3_FIFOMODE_MASK 0x1u
bogdanm 73:1efda918f0ba 4788 #define SPI_C3_FIFOMODE_SHIFT 0
bogdanm 73:1efda918f0ba 4789 #define SPI_C3_RNFULLIEN_MASK 0x2u
bogdanm 73:1efda918f0ba 4790 #define SPI_C3_RNFULLIEN_SHIFT 1
bogdanm 73:1efda918f0ba 4791 #define SPI_C3_TNEARIEN_MASK 0x4u
bogdanm 73:1efda918f0ba 4792 #define SPI_C3_TNEARIEN_SHIFT 2
bogdanm 73:1efda918f0ba 4793 #define SPI_C3_INTCLR_MASK 0x8u
bogdanm 73:1efda918f0ba 4794 #define SPI_C3_INTCLR_SHIFT 3
bogdanm 73:1efda918f0ba 4795 #define SPI_C3_RNFULLF_MARK_MASK 0x10u
bogdanm 73:1efda918f0ba 4796 #define SPI_C3_RNFULLF_MARK_SHIFT 4
bogdanm 73:1efda918f0ba 4797 #define SPI_C3_TNEAREF_MARK_MASK 0x20u
bogdanm 73:1efda918f0ba 4798 #define SPI_C3_TNEAREF_MARK_SHIFT 5
bogdanm 73:1efda918f0ba 4799
bogdanm 73:1efda918f0ba 4800 /**
bogdanm 73:1efda918f0ba 4801 * @}
bogdanm 73:1efda918f0ba 4802 */ /* end of group SPI_Register_Masks */
bogdanm 73:1efda918f0ba 4803
bogdanm 73:1efda918f0ba 4804
bogdanm 73:1efda918f0ba 4805 /* SPI - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 4806 /** Peripheral SPI0 base address */
bogdanm 73:1efda918f0ba 4807 #define SPI0_BASE (0x40076000u)
bogdanm 73:1efda918f0ba 4808 /** Peripheral SPI0 base pointer */
bogdanm 73:1efda918f0ba 4809 #define SPI0 ((SPI_Type *)SPI0_BASE)
bogdanm 73:1efda918f0ba 4810 /** Peripheral SPI1 base address */
bogdanm 73:1efda918f0ba 4811 #define SPI1_BASE (0x40077000u)
bogdanm 73:1efda918f0ba 4812 /** Peripheral SPI1 base pointer */
bogdanm 73:1efda918f0ba 4813 #define SPI1 ((SPI_Type *)SPI1_BASE)
bogdanm 73:1efda918f0ba 4814 /** Array initializer of SPI peripheral base pointers */
bogdanm 73:1efda918f0ba 4815 #define SPI_BASES { SPI0, SPI1 }
bogdanm 73:1efda918f0ba 4816
bogdanm 73:1efda918f0ba 4817 /**
bogdanm 73:1efda918f0ba 4818 * @}
bogdanm 73:1efda918f0ba 4819 */ /* end of group SPI_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 4820
bogdanm 73:1efda918f0ba 4821
bogdanm 73:1efda918f0ba 4822 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4823 -- TPM Peripheral Access Layer
bogdanm 73:1efda918f0ba 4824 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4825
bogdanm 73:1efda918f0ba 4826 /**
bogdanm 73:1efda918f0ba 4827 * @addtogroup TPM_Peripheral_Access_Layer TPM Peripheral Access Layer
bogdanm 73:1efda918f0ba 4828 * @{
bogdanm 73:1efda918f0ba 4829 */
bogdanm 73:1efda918f0ba 4830
bogdanm 73:1efda918f0ba 4831 /** TPM - Register Layout Typedef */
bogdanm 73:1efda918f0ba 4832 typedef struct {
bogdanm 73:1efda918f0ba 4833 __IO uint32_t SC; /**< Status and Control, offset: 0x0 */
bogdanm 73:1efda918f0ba 4834 __IO uint32_t CNT; /**< Counter, offset: 0x4 */
bogdanm 73:1efda918f0ba 4835 __IO uint32_t MOD; /**< Modulo, offset: 0x8 */
bogdanm 73:1efda918f0ba 4836 struct { /* offset: 0xC, array step: 0x8 */
bogdanm 73:1efda918f0ba 4837 __IO uint32_t CnSC; /**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 */
bogdanm 73:1efda918f0ba 4838 __IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
bogdanm 73:1efda918f0ba 4839 } CONTROLS[6];
bogdanm 73:1efda918f0ba 4840 uint8_t RESERVED_0[20];
bogdanm 73:1efda918f0ba 4841 __IO uint32_t STATUS; /**< Capture and Compare Status, offset: 0x50 */
bogdanm 73:1efda918f0ba 4842 uint8_t RESERVED_1[48];
bogdanm 73:1efda918f0ba 4843 __IO uint32_t CONF; /**< Configuration, offset: 0x84 */
bogdanm 73:1efda918f0ba 4844 } TPM_Type;
bogdanm 73:1efda918f0ba 4845
bogdanm 73:1efda918f0ba 4846 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4847 -- TPM Register Masks
bogdanm 73:1efda918f0ba 4848 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4849
bogdanm 73:1efda918f0ba 4850 /**
bogdanm 73:1efda918f0ba 4851 * @addtogroup TPM_Register_Masks TPM Register Masks
bogdanm 73:1efda918f0ba 4852 * @{
bogdanm 73:1efda918f0ba 4853 */
bogdanm 73:1efda918f0ba 4854
bogdanm 73:1efda918f0ba 4855 /* SC Bit Fields */
bogdanm 73:1efda918f0ba 4856 #define TPM_SC_PS_MASK 0x7u
bogdanm 73:1efda918f0ba 4857 #define TPM_SC_PS_SHIFT 0
bogdanm 73:1efda918f0ba 4858 #define TPM_SC_PS(x) (((uint32_t)(((uint32_t)(x))<<TPM_SC_PS_SHIFT))&TPM_SC_PS_MASK)
bogdanm 73:1efda918f0ba 4859 #define TPM_SC_CMOD_MASK 0x18u
bogdanm 73:1efda918f0ba 4860 #define TPM_SC_CMOD_SHIFT 3
bogdanm 73:1efda918f0ba 4861 #define TPM_SC_CMOD(x) (((uint32_t)(((uint32_t)(x))<<TPM_SC_CMOD_SHIFT))&TPM_SC_CMOD_MASK)
bogdanm 73:1efda918f0ba 4862 #define TPM_SC_CPWMS_MASK 0x20u
bogdanm 73:1efda918f0ba 4863 #define TPM_SC_CPWMS_SHIFT 5
bogdanm 73:1efda918f0ba 4864 #define TPM_SC_TOIE_MASK 0x40u
bogdanm 73:1efda918f0ba 4865 #define TPM_SC_TOIE_SHIFT 6
bogdanm 73:1efda918f0ba 4866 #define TPM_SC_TOF_MASK 0x80u
bogdanm 73:1efda918f0ba 4867 #define TPM_SC_TOF_SHIFT 7
bogdanm 73:1efda918f0ba 4868 #define TPM_SC_DMA_MASK 0x100u
bogdanm 73:1efda918f0ba 4869 #define TPM_SC_DMA_SHIFT 8
bogdanm 73:1efda918f0ba 4870 /* CNT Bit Fields */
bogdanm 73:1efda918f0ba 4871 #define TPM_CNT_COUNT_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 4872 #define TPM_CNT_COUNT_SHIFT 0
bogdanm 73:1efda918f0ba 4873 #define TPM_CNT_COUNT(x) (((uint32_t)(((uint32_t)(x))<<TPM_CNT_COUNT_SHIFT))&TPM_CNT_COUNT_MASK)
bogdanm 73:1efda918f0ba 4874 /* MOD Bit Fields */
bogdanm 73:1efda918f0ba 4875 #define TPM_MOD_MOD_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 4876 #define TPM_MOD_MOD_SHIFT 0
bogdanm 73:1efda918f0ba 4877 #define TPM_MOD_MOD(x) (((uint32_t)(((uint32_t)(x))<<TPM_MOD_MOD_SHIFT))&TPM_MOD_MOD_MASK)
bogdanm 73:1efda918f0ba 4878 /* CnSC Bit Fields */
bogdanm 73:1efda918f0ba 4879 #define TPM_CnSC_DMA_MASK 0x1u
bogdanm 73:1efda918f0ba 4880 #define TPM_CnSC_DMA_SHIFT 0
bogdanm 73:1efda918f0ba 4881 #define TPM_CnSC_ELSA_MASK 0x4u
bogdanm 73:1efda918f0ba 4882 #define TPM_CnSC_ELSA_SHIFT 2
bogdanm 73:1efda918f0ba 4883 #define TPM_CnSC_ELSB_MASK 0x8u
bogdanm 73:1efda918f0ba 4884 #define TPM_CnSC_ELSB_SHIFT 3
bogdanm 73:1efda918f0ba 4885 #define TPM_CnSC_MSA_MASK 0x10u
bogdanm 73:1efda918f0ba 4886 #define TPM_CnSC_MSA_SHIFT 4
bogdanm 73:1efda918f0ba 4887 #define TPM_CnSC_MSB_MASK 0x20u
bogdanm 73:1efda918f0ba 4888 #define TPM_CnSC_MSB_SHIFT 5
bogdanm 73:1efda918f0ba 4889 #define TPM_CnSC_CHIE_MASK 0x40u
bogdanm 73:1efda918f0ba 4890 #define TPM_CnSC_CHIE_SHIFT 6
bogdanm 73:1efda918f0ba 4891 #define TPM_CnSC_CHF_MASK 0x80u
bogdanm 73:1efda918f0ba 4892 #define TPM_CnSC_CHF_SHIFT 7
bogdanm 73:1efda918f0ba 4893 /* CnV Bit Fields */
bogdanm 73:1efda918f0ba 4894 #define TPM_CnV_VAL_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 4895 #define TPM_CnV_VAL_SHIFT 0
bogdanm 73:1efda918f0ba 4896 #define TPM_CnV_VAL(x) (((uint32_t)(((uint32_t)(x))<<TPM_CnV_VAL_SHIFT))&TPM_CnV_VAL_MASK)
bogdanm 73:1efda918f0ba 4897 /* STATUS Bit Fields */
bogdanm 73:1efda918f0ba 4898 #define TPM_STATUS_CH0F_MASK 0x1u
bogdanm 73:1efda918f0ba 4899 #define TPM_STATUS_CH0F_SHIFT 0
bogdanm 73:1efda918f0ba 4900 #define TPM_STATUS_CH1F_MASK 0x2u
bogdanm 73:1efda918f0ba 4901 #define TPM_STATUS_CH1F_SHIFT 1
bogdanm 73:1efda918f0ba 4902 #define TPM_STATUS_CH2F_MASK 0x4u
bogdanm 73:1efda918f0ba 4903 #define TPM_STATUS_CH2F_SHIFT 2
bogdanm 73:1efda918f0ba 4904 #define TPM_STATUS_CH3F_MASK 0x8u
bogdanm 73:1efda918f0ba 4905 #define TPM_STATUS_CH3F_SHIFT 3
bogdanm 73:1efda918f0ba 4906 #define TPM_STATUS_CH4F_MASK 0x10u
bogdanm 73:1efda918f0ba 4907 #define TPM_STATUS_CH4F_SHIFT 4
bogdanm 73:1efda918f0ba 4908 #define TPM_STATUS_CH5F_MASK 0x20u
bogdanm 73:1efda918f0ba 4909 #define TPM_STATUS_CH5F_SHIFT 5
bogdanm 73:1efda918f0ba 4910 #define TPM_STATUS_TOF_MASK 0x100u
bogdanm 73:1efda918f0ba 4911 #define TPM_STATUS_TOF_SHIFT 8
bogdanm 73:1efda918f0ba 4912 /* CONF Bit Fields */
bogdanm 73:1efda918f0ba 4913 #define TPM_CONF_DOZEEN_MASK 0x20u
bogdanm 73:1efda918f0ba 4914 #define TPM_CONF_DOZEEN_SHIFT 5
bogdanm 73:1efda918f0ba 4915 #define TPM_CONF_DBGMODE_MASK 0xC0u
bogdanm 73:1efda918f0ba 4916 #define TPM_CONF_DBGMODE_SHIFT 6
bogdanm 73:1efda918f0ba 4917 #define TPM_CONF_DBGMODE(x) (((uint32_t)(((uint32_t)(x))<<TPM_CONF_DBGMODE_SHIFT))&TPM_CONF_DBGMODE_MASK)
bogdanm 73:1efda918f0ba 4918 #define TPM_CONF_GTBEEN_MASK 0x200u
bogdanm 73:1efda918f0ba 4919 #define TPM_CONF_GTBEEN_SHIFT 9
bogdanm 73:1efda918f0ba 4920 #define TPM_CONF_CSOT_MASK 0x10000u
bogdanm 73:1efda918f0ba 4921 #define TPM_CONF_CSOT_SHIFT 16
bogdanm 73:1efda918f0ba 4922 #define TPM_CONF_CSOO_MASK 0x20000u
bogdanm 73:1efda918f0ba 4923 #define TPM_CONF_CSOO_SHIFT 17
bogdanm 73:1efda918f0ba 4924 #define TPM_CONF_CROT_MASK 0x40000u
bogdanm 73:1efda918f0ba 4925 #define TPM_CONF_CROT_SHIFT 18
bogdanm 73:1efda918f0ba 4926 #define TPM_CONF_TRGSEL_MASK 0xF000000u
bogdanm 73:1efda918f0ba 4927 #define TPM_CONF_TRGSEL_SHIFT 24
bogdanm 73:1efda918f0ba 4928 #define TPM_CONF_TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<TPM_CONF_TRGSEL_SHIFT))&TPM_CONF_TRGSEL_MASK)
bogdanm 73:1efda918f0ba 4929
bogdanm 73:1efda918f0ba 4930 /**
bogdanm 73:1efda918f0ba 4931 * @}
bogdanm 73:1efda918f0ba 4932 */ /* end of group TPM_Register_Masks */
bogdanm 73:1efda918f0ba 4933
bogdanm 73:1efda918f0ba 4934
bogdanm 73:1efda918f0ba 4935 /* TPM - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 4936 /** Peripheral TPM0 base address */
bogdanm 73:1efda918f0ba 4937 #define TPM0_BASE (0x40038000u)
bogdanm 73:1efda918f0ba 4938 /** Peripheral TPM0 base pointer */
bogdanm 73:1efda918f0ba 4939 #define TPM0 ((TPM_Type *)TPM0_BASE)
bogdanm 73:1efda918f0ba 4940 /** Peripheral TPM1 base address */
bogdanm 73:1efda918f0ba 4941 #define TPM1_BASE (0x40039000u)
bogdanm 73:1efda918f0ba 4942 /** Peripheral TPM1 base pointer */
bogdanm 73:1efda918f0ba 4943 #define TPM1 ((TPM_Type *)TPM1_BASE)
bogdanm 73:1efda918f0ba 4944 /** Peripheral TPM2 base address */
bogdanm 73:1efda918f0ba 4945 #define TPM2_BASE (0x4003A000u)
bogdanm 73:1efda918f0ba 4946 /** Peripheral TPM2 base pointer */
bogdanm 73:1efda918f0ba 4947 #define TPM2 ((TPM_Type *)TPM2_BASE)
bogdanm 73:1efda918f0ba 4948 /** Array initializer of TPM peripheral base pointers */
bogdanm 73:1efda918f0ba 4949 #define TPM_BASES { TPM0, TPM1, TPM2 }
bogdanm 73:1efda918f0ba 4950
bogdanm 73:1efda918f0ba 4951 /**
bogdanm 73:1efda918f0ba 4952 * @}
bogdanm 73:1efda918f0ba 4953 */ /* end of group TPM_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 4954
bogdanm 73:1efda918f0ba 4955
bogdanm 73:1efda918f0ba 4956 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4957 -- TSI Peripheral Access Layer
bogdanm 73:1efda918f0ba 4958 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4959
bogdanm 73:1efda918f0ba 4960 /**
bogdanm 73:1efda918f0ba 4961 * @addtogroup TSI_Peripheral_Access_Layer TSI Peripheral Access Layer
bogdanm 73:1efda918f0ba 4962 * @{
bogdanm 73:1efda918f0ba 4963 */
bogdanm 73:1efda918f0ba 4964
bogdanm 73:1efda918f0ba 4965 /** TSI - Register Layout Typedef */
bogdanm 73:1efda918f0ba 4966 typedef struct {
bogdanm 73:1efda918f0ba 4967 __IO uint32_t GENCS; /**< TSI General Control and Status Register, offset: 0x0 */
bogdanm 73:1efda918f0ba 4968 __IO uint32_t DATA; /**< TSI DATA Register, offset: 0x4 */
bogdanm 73:1efda918f0ba 4969 __IO uint32_t TSHD; /**< TSI Threshold Register, offset: 0x8 */
bogdanm 73:1efda918f0ba 4970 } TSI_Type;
bogdanm 73:1efda918f0ba 4971
bogdanm 73:1efda918f0ba 4972 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 4973 -- TSI Register Masks
bogdanm 73:1efda918f0ba 4974 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 4975
bogdanm 73:1efda918f0ba 4976 /**
bogdanm 73:1efda918f0ba 4977 * @addtogroup TSI_Register_Masks TSI Register Masks
bogdanm 73:1efda918f0ba 4978 * @{
bogdanm 73:1efda918f0ba 4979 */
bogdanm 73:1efda918f0ba 4980
bogdanm 73:1efda918f0ba 4981 /* GENCS Bit Fields */
bogdanm 73:1efda918f0ba 4982 #define TSI_GENCS_CURSW_MASK 0x2u
bogdanm 73:1efda918f0ba 4983 #define TSI_GENCS_CURSW_SHIFT 1
bogdanm 73:1efda918f0ba 4984 #define TSI_GENCS_EOSF_MASK 0x4u
bogdanm 73:1efda918f0ba 4985 #define TSI_GENCS_EOSF_SHIFT 2
bogdanm 73:1efda918f0ba 4986 #define TSI_GENCS_SCNIP_MASK 0x8u
bogdanm 73:1efda918f0ba 4987 #define TSI_GENCS_SCNIP_SHIFT 3
bogdanm 73:1efda918f0ba 4988 #define TSI_GENCS_STM_MASK 0x10u
bogdanm 73:1efda918f0ba 4989 #define TSI_GENCS_STM_SHIFT 4
bogdanm 73:1efda918f0ba 4990 #define TSI_GENCS_STPE_MASK 0x20u
bogdanm 73:1efda918f0ba 4991 #define TSI_GENCS_STPE_SHIFT 5
bogdanm 73:1efda918f0ba 4992 #define TSI_GENCS_TSIIEN_MASK 0x40u
bogdanm 73:1efda918f0ba 4993 #define TSI_GENCS_TSIIEN_SHIFT 6
bogdanm 73:1efda918f0ba 4994 #define TSI_GENCS_TSIEN_MASK 0x80u
bogdanm 73:1efda918f0ba 4995 #define TSI_GENCS_TSIEN_SHIFT 7
bogdanm 73:1efda918f0ba 4996 #define TSI_GENCS_NSCN_MASK 0x1F00u
bogdanm 73:1efda918f0ba 4997 #define TSI_GENCS_NSCN_SHIFT 8
bogdanm 73:1efda918f0ba 4998 #define TSI_GENCS_NSCN(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_NSCN_SHIFT))&TSI_GENCS_NSCN_MASK)
bogdanm 73:1efda918f0ba 4999 #define TSI_GENCS_PS_MASK 0xE000u
bogdanm 73:1efda918f0ba 5000 #define TSI_GENCS_PS_SHIFT 13
bogdanm 73:1efda918f0ba 5001 #define TSI_GENCS_PS(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_PS_SHIFT))&TSI_GENCS_PS_MASK)
bogdanm 73:1efda918f0ba 5002 #define TSI_GENCS_EXTCHRG_MASK 0x70000u
bogdanm 73:1efda918f0ba 5003 #define TSI_GENCS_EXTCHRG_SHIFT 16
bogdanm 73:1efda918f0ba 5004 #define TSI_GENCS_EXTCHRG(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_EXTCHRG_SHIFT))&TSI_GENCS_EXTCHRG_MASK)
bogdanm 73:1efda918f0ba 5005 #define TSI_GENCS_DVOLT_MASK 0x180000u
bogdanm 73:1efda918f0ba 5006 #define TSI_GENCS_DVOLT_SHIFT 19
bogdanm 73:1efda918f0ba 5007 #define TSI_GENCS_DVOLT(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_DVOLT_SHIFT))&TSI_GENCS_DVOLT_MASK)
bogdanm 73:1efda918f0ba 5008 #define TSI_GENCS_REFCHRG_MASK 0xE00000u
bogdanm 73:1efda918f0ba 5009 #define TSI_GENCS_REFCHRG_SHIFT 21
bogdanm 73:1efda918f0ba 5010 #define TSI_GENCS_REFCHRG(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_REFCHRG_SHIFT))&TSI_GENCS_REFCHRG_MASK)
bogdanm 73:1efda918f0ba 5011 #define TSI_GENCS_MODE_MASK 0xF000000u
bogdanm 73:1efda918f0ba 5012 #define TSI_GENCS_MODE_SHIFT 24
bogdanm 73:1efda918f0ba 5013 #define TSI_GENCS_MODE(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_MODE_SHIFT))&TSI_GENCS_MODE_MASK)
bogdanm 73:1efda918f0ba 5014 #define TSI_GENCS_ESOR_MASK 0x10000000u
bogdanm 73:1efda918f0ba 5015 #define TSI_GENCS_ESOR_SHIFT 28
bogdanm 73:1efda918f0ba 5016 #define TSI_GENCS_OUTRGF_MASK 0x80000000u
bogdanm 73:1efda918f0ba 5017 #define TSI_GENCS_OUTRGF_SHIFT 31
bogdanm 73:1efda918f0ba 5018 /* DATA Bit Fields */
bogdanm 73:1efda918f0ba 5019 #define TSI_DATA_TSICNT_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 5020 #define TSI_DATA_TSICNT_SHIFT 0
bogdanm 73:1efda918f0ba 5021 #define TSI_DATA_TSICNT(x) (((uint32_t)(((uint32_t)(x))<<TSI_DATA_TSICNT_SHIFT))&TSI_DATA_TSICNT_MASK)
bogdanm 73:1efda918f0ba 5022 #define TSI_DATA_SWTS_MASK 0x400000u
bogdanm 73:1efda918f0ba 5023 #define TSI_DATA_SWTS_SHIFT 22
bogdanm 73:1efda918f0ba 5024 #define TSI_DATA_DMAEN_MASK 0x800000u
bogdanm 73:1efda918f0ba 5025 #define TSI_DATA_DMAEN_SHIFT 23
bogdanm 73:1efda918f0ba 5026 #define TSI_DATA_TSICH_MASK 0xF0000000u
bogdanm 73:1efda918f0ba 5027 #define TSI_DATA_TSICH_SHIFT 28
bogdanm 73:1efda918f0ba 5028 #define TSI_DATA_TSICH(x) (((uint32_t)(((uint32_t)(x))<<TSI_DATA_TSICH_SHIFT))&TSI_DATA_TSICH_MASK)
bogdanm 73:1efda918f0ba 5029 /* TSHD Bit Fields */
bogdanm 73:1efda918f0ba 5030 #define TSI_TSHD_THRESL_MASK 0xFFFFu
bogdanm 73:1efda918f0ba 5031 #define TSI_TSHD_THRESL_SHIFT 0
bogdanm 73:1efda918f0ba 5032 #define TSI_TSHD_THRESL(x) (((uint32_t)(((uint32_t)(x))<<TSI_TSHD_THRESL_SHIFT))&TSI_TSHD_THRESL_MASK)
bogdanm 73:1efda918f0ba 5033 #define TSI_TSHD_THRESH_MASK 0xFFFF0000u
bogdanm 73:1efda918f0ba 5034 #define TSI_TSHD_THRESH_SHIFT 16
bogdanm 73:1efda918f0ba 5035 #define TSI_TSHD_THRESH(x) (((uint32_t)(((uint32_t)(x))<<TSI_TSHD_THRESH_SHIFT))&TSI_TSHD_THRESH_MASK)
bogdanm 73:1efda918f0ba 5036
bogdanm 73:1efda918f0ba 5037 /**
bogdanm 73:1efda918f0ba 5038 * @}
bogdanm 73:1efda918f0ba 5039 */ /* end of group TSI_Register_Masks */
bogdanm 73:1efda918f0ba 5040
bogdanm 73:1efda918f0ba 5041
bogdanm 73:1efda918f0ba 5042 /* TSI - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 5043 /** Peripheral TSI0 base address */
bogdanm 73:1efda918f0ba 5044 #define TSI0_BASE (0x40045000u)
bogdanm 73:1efda918f0ba 5045 /** Peripheral TSI0 base pointer */
bogdanm 73:1efda918f0ba 5046 #define TSI0 ((TSI_Type *)TSI0_BASE)
bogdanm 73:1efda918f0ba 5047 /** Array initializer of TSI peripheral base pointers */
bogdanm 73:1efda918f0ba 5048 #define TSI_BASES { TSI0 }
bogdanm 73:1efda918f0ba 5049
bogdanm 73:1efda918f0ba 5050 /**
bogdanm 73:1efda918f0ba 5051 * @}
bogdanm 73:1efda918f0ba 5052 */ /* end of group TSI_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 5053
bogdanm 73:1efda918f0ba 5054
bogdanm 73:1efda918f0ba 5055 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 5056 -- UART Peripheral Access Layer
bogdanm 73:1efda918f0ba 5057 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 5058
bogdanm 73:1efda918f0ba 5059 /**
bogdanm 73:1efda918f0ba 5060 * @addtogroup UART_Peripheral_Access_Layer UART Peripheral Access Layer
bogdanm 73:1efda918f0ba 5061 * @{
bogdanm 73:1efda918f0ba 5062 */
bogdanm 73:1efda918f0ba 5063
bogdanm 73:1efda918f0ba 5064 /** UART - Register Layout Typedef */
bogdanm 73:1efda918f0ba 5065 typedef struct {
bogdanm 73:1efda918f0ba 5066 __IO uint8_t BDH; /**< UART Baud Rate Register: High, offset: 0x0 */
bogdanm 73:1efda918f0ba 5067 __IO uint8_t BDL; /**< UART Baud Rate Register: Low, offset: 0x1 */
bogdanm 73:1efda918f0ba 5068 __IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
bogdanm 73:1efda918f0ba 5069 __IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
bogdanm 73:1efda918f0ba 5070 __I uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
bogdanm 73:1efda918f0ba 5071 __IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
bogdanm 73:1efda918f0ba 5072 __IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
bogdanm 73:1efda918f0ba 5073 __IO uint8_t D; /**< UART Data Register, offset: 0x7 */
bogdanm 73:1efda918f0ba 5074 __IO uint8_t C4; /**< UART Control Register 4, offset: 0x8 */
bogdanm 73:1efda918f0ba 5075 } UART_Type;
bogdanm 73:1efda918f0ba 5076
bogdanm 73:1efda918f0ba 5077 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 5078 -- UART Register Masks
bogdanm 73:1efda918f0ba 5079 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 5080
bogdanm 73:1efda918f0ba 5081 /**
bogdanm 73:1efda918f0ba 5082 * @addtogroup UART_Register_Masks UART Register Masks
bogdanm 73:1efda918f0ba 5083 * @{
bogdanm 73:1efda918f0ba 5084 */
bogdanm 73:1efda918f0ba 5085
bogdanm 73:1efda918f0ba 5086 /* BDH Bit Fields */
bogdanm 73:1efda918f0ba 5087 #define UART_BDH_SBR_MASK 0x1Fu
bogdanm 73:1efda918f0ba 5088 #define UART_BDH_SBR_SHIFT 0
bogdanm 73:1efda918f0ba 5089 #define UART_BDH_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART_BDH_SBR_SHIFT))&UART_BDH_SBR_MASK)
bogdanm 73:1efda918f0ba 5090 #define UART_BDH_SBNS_MASK 0x20u
bogdanm 73:1efda918f0ba 5091 #define UART_BDH_SBNS_SHIFT 5
bogdanm 73:1efda918f0ba 5092 #define UART_BDH_RXEDGIE_MASK 0x40u
bogdanm 73:1efda918f0ba 5093 #define UART_BDH_RXEDGIE_SHIFT 6
bogdanm 73:1efda918f0ba 5094 #define UART_BDH_LBKDIE_MASK 0x80u
bogdanm 73:1efda918f0ba 5095 #define UART_BDH_LBKDIE_SHIFT 7
bogdanm 73:1efda918f0ba 5096 /* BDL Bit Fields */
bogdanm 73:1efda918f0ba 5097 #define UART_BDL_SBR_MASK 0xFFu
bogdanm 73:1efda918f0ba 5098 #define UART_BDL_SBR_SHIFT 0
bogdanm 73:1efda918f0ba 5099 #define UART_BDL_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART_BDL_SBR_SHIFT))&UART_BDL_SBR_MASK)
bogdanm 73:1efda918f0ba 5100 /* C1 Bit Fields */
bogdanm 73:1efda918f0ba 5101 #define UART_C1_PT_MASK 0x1u
bogdanm 73:1efda918f0ba 5102 #define UART_C1_PT_SHIFT 0
bogdanm 73:1efda918f0ba 5103 #define UART_C1_PE_MASK 0x2u
bogdanm 73:1efda918f0ba 5104 #define UART_C1_PE_SHIFT 1
bogdanm 73:1efda918f0ba 5105 #define UART_C1_ILT_MASK 0x4u
bogdanm 73:1efda918f0ba 5106 #define UART_C1_ILT_SHIFT 2
bogdanm 73:1efda918f0ba 5107 #define UART_C1_WAKE_MASK 0x8u
bogdanm 73:1efda918f0ba 5108 #define UART_C1_WAKE_SHIFT 3
bogdanm 73:1efda918f0ba 5109 #define UART_C1_M_MASK 0x10u
bogdanm 73:1efda918f0ba 5110 #define UART_C1_M_SHIFT 4
bogdanm 73:1efda918f0ba 5111 #define UART_C1_RSRC_MASK 0x20u
bogdanm 73:1efda918f0ba 5112 #define UART_C1_RSRC_SHIFT 5
bogdanm 73:1efda918f0ba 5113 #define UART_C1_UARTSWAI_MASK 0x40u
bogdanm 73:1efda918f0ba 5114 #define UART_C1_UARTSWAI_SHIFT 6
bogdanm 73:1efda918f0ba 5115 #define UART_C1_LOOPS_MASK 0x80u
bogdanm 73:1efda918f0ba 5116 #define UART_C1_LOOPS_SHIFT 7
bogdanm 73:1efda918f0ba 5117 /* C2 Bit Fields */
bogdanm 73:1efda918f0ba 5118 #define UART_C2_SBK_MASK 0x1u
bogdanm 73:1efda918f0ba 5119 #define UART_C2_SBK_SHIFT 0
bogdanm 73:1efda918f0ba 5120 #define UART_C2_RWU_MASK 0x2u
bogdanm 73:1efda918f0ba 5121 #define UART_C2_RWU_SHIFT 1
bogdanm 73:1efda918f0ba 5122 #define UART_C2_RE_MASK 0x4u
bogdanm 73:1efda918f0ba 5123 #define UART_C2_RE_SHIFT 2
bogdanm 73:1efda918f0ba 5124 #define UART_C2_TE_MASK 0x8u
bogdanm 73:1efda918f0ba 5125 #define UART_C2_TE_SHIFT 3
bogdanm 73:1efda918f0ba 5126 #define UART_C2_ILIE_MASK 0x10u
bogdanm 73:1efda918f0ba 5127 #define UART_C2_ILIE_SHIFT 4
bogdanm 73:1efda918f0ba 5128 #define UART_C2_RIE_MASK 0x20u
bogdanm 73:1efda918f0ba 5129 #define UART_C2_RIE_SHIFT 5
bogdanm 73:1efda918f0ba 5130 #define UART_C2_TCIE_MASK 0x40u
bogdanm 73:1efda918f0ba 5131 #define UART_C2_TCIE_SHIFT 6
bogdanm 73:1efda918f0ba 5132 #define UART_C2_TIE_MASK 0x80u
bogdanm 73:1efda918f0ba 5133 #define UART_C2_TIE_SHIFT 7
bogdanm 73:1efda918f0ba 5134 /* S1 Bit Fields */
bogdanm 73:1efda918f0ba 5135 #define UART_S1_PF_MASK 0x1u
bogdanm 73:1efda918f0ba 5136 #define UART_S1_PF_SHIFT 0
bogdanm 73:1efda918f0ba 5137 #define UART_S1_FE_MASK 0x2u
bogdanm 73:1efda918f0ba 5138 #define UART_S1_FE_SHIFT 1
bogdanm 73:1efda918f0ba 5139 #define UART_S1_NF_MASK 0x4u
bogdanm 73:1efda918f0ba 5140 #define UART_S1_NF_SHIFT 2
bogdanm 73:1efda918f0ba 5141 #define UART_S1_OR_MASK 0x8u
bogdanm 73:1efda918f0ba 5142 #define UART_S1_OR_SHIFT 3
bogdanm 73:1efda918f0ba 5143 #define UART_S1_IDLE_MASK 0x10u
bogdanm 73:1efda918f0ba 5144 #define UART_S1_IDLE_SHIFT 4
bogdanm 73:1efda918f0ba 5145 #define UART_S1_RDRF_MASK 0x20u
bogdanm 73:1efda918f0ba 5146 #define UART_S1_RDRF_SHIFT 5
bogdanm 73:1efda918f0ba 5147 #define UART_S1_TC_MASK 0x40u
bogdanm 73:1efda918f0ba 5148 #define UART_S1_TC_SHIFT 6
bogdanm 73:1efda918f0ba 5149 #define UART_S1_TDRE_MASK 0x80u
bogdanm 73:1efda918f0ba 5150 #define UART_S1_TDRE_SHIFT 7
bogdanm 73:1efda918f0ba 5151 /* S2 Bit Fields */
bogdanm 73:1efda918f0ba 5152 #define UART_S2_RAF_MASK 0x1u
bogdanm 73:1efda918f0ba 5153 #define UART_S2_RAF_SHIFT 0
bogdanm 73:1efda918f0ba 5154 #define UART_S2_LBKDE_MASK 0x2u
bogdanm 73:1efda918f0ba 5155 #define UART_S2_LBKDE_SHIFT 1
bogdanm 73:1efda918f0ba 5156 #define UART_S2_BRK13_MASK 0x4u
bogdanm 73:1efda918f0ba 5157 #define UART_S2_BRK13_SHIFT 2
bogdanm 73:1efda918f0ba 5158 #define UART_S2_RWUID_MASK 0x8u
bogdanm 73:1efda918f0ba 5159 #define UART_S2_RWUID_SHIFT 3
bogdanm 73:1efda918f0ba 5160 #define UART_S2_RXINV_MASK 0x10u
bogdanm 73:1efda918f0ba 5161 #define UART_S2_RXINV_SHIFT 4
bogdanm 73:1efda918f0ba 5162 #define UART_S2_RXEDGIF_MASK 0x40u
bogdanm 73:1efda918f0ba 5163 #define UART_S2_RXEDGIF_SHIFT 6
bogdanm 73:1efda918f0ba 5164 #define UART_S2_LBKDIF_MASK 0x80u
bogdanm 73:1efda918f0ba 5165 #define UART_S2_LBKDIF_SHIFT 7
bogdanm 73:1efda918f0ba 5166 /* C3 Bit Fields */
bogdanm 73:1efda918f0ba 5167 #define UART_C3_PEIE_MASK 0x1u
bogdanm 73:1efda918f0ba 5168 #define UART_C3_PEIE_SHIFT 0
bogdanm 73:1efda918f0ba 5169 #define UART_C3_FEIE_MASK 0x2u
bogdanm 73:1efda918f0ba 5170 #define UART_C3_FEIE_SHIFT 1
bogdanm 73:1efda918f0ba 5171 #define UART_C3_NEIE_MASK 0x4u
bogdanm 73:1efda918f0ba 5172 #define UART_C3_NEIE_SHIFT 2
bogdanm 73:1efda918f0ba 5173 #define UART_C3_ORIE_MASK 0x8u
bogdanm 73:1efda918f0ba 5174 #define UART_C3_ORIE_SHIFT 3
bogdanm 73:1efda918f0ba 5175 #define UART_C3_TXINV_MASK 0x10u
bogdanm 73:1efda918f0ba 5176 #define UART_C3_TXINV_SHIFT 4
bogdanm 73:1efda918f0ba 5177 #define UART_C3_TXDIR_MASK 0x20u
bogdanm 73:1efda918f0ba 5178 #define UART_C3_TXDIR_SHIFT 5
bogdanm 73:1efda918f0ba 5179 #define UART_C3_T8_MASK 0x40u
bogdanm 73:1efda918f0ba 5180 #define UART_C3_T8_SHIFT 6
bogdanm 73:1efda918f0ba 5181 #define UART_C3_R8_MASK 0x80u
bogdanm 73:1efda918f0ba 5182 #define UART_C3_R8_SHIFT 7
bogdanm 73:1efda918f0ba 5183 /* D Bit Fields */
bogdanm 73:1efda918f0ba 5184 #define UART_D_R0T0_MASK 0x1u
bogdanm 73:1efda918f0ba 5185 #define UART_D_R0T0_SHIFT 0
bogdanm 73:1efda918f0ba 5186 #define UART_D_R1T1_MASK 0x2u
bogdanm 73:1efda918f0ba 5187 #define UART_D_R1T1_SHIFT 1
bogdanm 73:1efda918f0ba 5188 #define UART_D_R2T2_MASK 0x4u
bogdanm 73:1efda918f0ba 5189 #define UART_D_R2T2_SHIFT 2
bogdanm 73:1efda918f0ba 5190 #define UART_D_R3T3_MASK 0x8u
bogdanm 73:1efda918f0ba 5191 #define UART_D_R3T3_SHIFT 3
bogdanm 73:1efda918f0ba 5192 #define UART_D_R4T4_MASK 0x10u
bogdanm 73:1efda918f0ba 5193 #define UART_D_R4T4_SHIFT 4
bogdanm 73:1efda918f0ba 5194 #define UART_D_R5T5_MASK 0x20u
bogdanm 73:1efda918f0ba 5195 #define UART_D_R5T5_SHIFT 5
bogdanm 73:1efda918f0ba 5196 #define UART_D_R6T6_MASK 0x40u
bogdanm 73:1efda918f0ba 5197 #define UART_D_R6T6_SHIFT 6
bogdanm 73:1efda918f0ba 5198 #define UART_D_R7T7_MASK 0x80u
bogdanm 73:1efda918f0ba 5199 #define UART_D_R7T7_SHIFT 7
bogdanm 73:1efda918f0ba 5200 /* C4 Bit Fields */
bogdanm 73:1efda918f0ba 5201 #define UART_C4_RDMAS_MASK 0x20u
bogdanm 73:1efda918f0ba 5202 #define UART_C4_RDMAS_SHIFT 5
bogdanm 73:1efda918f0ba 5203 #define UART_C4_TDMAS_MASK 0x80u
bogdanm 73:1efda918f0ba 5204 #define UART_C4_TDMAS_SHIFT 7
bogdanm 73:1efda918f0ba 5205
bogdanm 73:1efda918f0ba 5206 /**
bogdanm 73:1efda918f0ba 5207 * @}
bogdanm 73:1efda918f0ba 5208 */ /* end of group UART_Register_Masks */
bogdanm 73:1efda918f0ba 5209
bogdanm 73:1efda918f0ba 5210
bogdanm 73:1efda918f0ba 5211 /* UART - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 5212 /** Peripheral UART1 base address */
bogdanm 73:1efda918f0ba 5213 #define UART1_BASE (0x4006B000u)
bogdanm 73:1efda918f0ba 5214 /** Peripheral UART1 base pointer */
bogdanm 73:1efda918f0ba 5215 #define UART1 ((UART_Type *)UART1_BASE)
bogdanm 73:1efda918f0ba 5216 /** Peripheral UART2 base address */
bogdanm 73:1efda918f0ba 5217 #define UART2_BASE (0x4006C000u)
bogdanm 73:1efda918f0ba 5218 /** Peripheral UART2 base pointer */
bogdanm 73:1efda918f0ba 5219 #define UART2 ((UART_Type *)UART2_BASE)
bogdanm 73:1efda918f0ba 5220 /** Array initializer of UART peripheral base pointers */
bogdanm 73:1efda918f0ba 5221 #define UART_BASES { UART1, UART2 }
bogdanm 73:1efda918f0ba 5222
bogdanm 73:1efda918f0ba 5223 /**
bogdanm 73:1efda918f0ba 5224 * @}
bogdanm 73:1efda918f0ba 5225 */ /* end of group UART_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 5226
bogdanm 73:1efda918f0ba 5227
bogdanm 73:1efda918f0ba 5228 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 5229 -- UART0 Peripheral Access Layer
bogdanm 73:1efda918f0ba 5230 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 5231
bogdanm 73:1efda918f0ba 5232 /**
bogdanm 73:1efda918f0ba 5233 * @addtogroup UART0_Peripheral_Access_Layer UART0 Peripheral Access Layer
bogdanm 73:1efda918f0ba 5234 * @{
bogdanm 73:1efda918f0ba 5235 */
bogdanm 73:1efda918f0ba 5236
bogdanm 73:1efda918f0ba 5237 /** UART0 - Register Layout Typedef */
bogdanm 73:1efda918f0ba 5238 typedef struct {
bogdanm 73:1efda918f0ba 5239 __IO uint8_t BDH; /**< UART Baud Rate Register High, offset: 0x0 */
bogdanm 73:1efda918f0ba 5240 __IO uint8_t BDL; /**< UART Baud Rate Register Low, offset: 0x1 */
bogdanm 73:1efda918f0ba 5241 __IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
bogdanm 73:1efda918f0ba 5242 __IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
bogdanm 73:1efda918f0ba 5243 __IO uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
bogdanm 73:1efda918f0ba 5244 __IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
bogdanm 73:1efda918f0ba 5245 __IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
bogdanm 73:1efda918f0ba 5246 __IO uint8_t D; /**< UART Data Register, offset: 0x7 */
bogdanm 73:1efda918f0ba 5247 __IO uint8_t MA1; /**< UART Match Address Registers 1, offset: 0x8 */
bogdanm 73:1efda918f0ba 5248 __IO uint8_t MA2; /**< UART Match Address Registers 2, offset: 0x9 */
bogdanm 73:1efda918f0ba 5249 __IO uint8_t C4; /**< UART Control Register 4, offset: 0xA */
bogdanm 73:1efda918f0ba 5250 __IO uint8_t C5; /**< UART Control Register 5, offset: 0xB */
bogdanm 73:1efda918f0ba 5251 } UART0_Type;
bogdanm 73:1efda918f0ba 5252
bogdanm 73:1efda918f0ba 5253 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 5254 -- UART0 Register Masks
bogdanm 73:1efda918f0ba 5255 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 5256
bogdanm 73:1efda918f0ba 5257 /**
bogdanm 73:1efda918f0ba 5258 * @addtogroup UART0_Register_Masks UART0 Register Masks
bogdanm 73:1efda918f0ba 5259 * @{
bogdanm 73:1efda918f0ba 5260 */
bogdanm 73:1efda918f0ba 5261
bogdanm 73:1efda918f0ba 5262 /* BDH Bit Fields */
bogdanm 73:1efda918f0ba 5263 #define UART0_BDH_SBR_MASK 0x1Fu
bogdanm 73:1efda918f0ba 5264 #define UART0_BDH_SBR_SHIFT 0
bogdanm 73:1efda918f0ba 5265 #define UART0_BDH_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART0_BDH_SBR_SHIFT))&UART0_BDH_SBR_MASK)
bogdanm 73:1efda918f0ba 5266 #define UART0_BDH_SBNS_MASK 0x20u
bogdanm 73:1efda918f0ba 5267 #define UART0_BDH_SBNS_SHIFT 5
bogdanm 73:1efda918f0ba 5268 #define UART0_BDH_RXEDGIE_MASK 0x40u
bogdanm 73:1efda918f0ba 5269 #define UART0_BDH_RXEDGIE_SHIFT 6
bogdanm 73:1efda918f0ba 5270 #define UART0_BDH_LBKDIE_MASK 0x80u
bogdanm 73:1efda918f0ba 5271 #define UART0_BDH_LBKDIE_SHIFT 7
bogdanm 73:1efda918f0ba 5272 /* BDL Bit Fields */
bogdanm 73:1efda918f0ba 5273 #define UART0_BDL_SBR_MASK 0xFFu
bogdanm 73:1efda918f0ba 5274 #define UART0_BDL_SBR_SHIFT 0
bogdanm 73:1efda918f0ba 5275 #define UART0_BDL_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART0_BDL_SBR_SHIFT))&UART0_BDL_SBR_MASK)
bogdanm 73:1efda918f0ba 5276 /* C1 Bit Fields */
bogdanm 73:1efda918f0ba 5277 #define UART0_C1_PT_MASK 0x1u
bogdanm 73:1efda918f0ba 5278 #define UART0_C1_PT_SHIFT 0
bogdanm 73:1efda918f0ba 5279 #define UART0_C1_PE_MASK 0x2u
bogdanm 73:1efda918f0ba 5280 #define UART0_C1_PE_SHIFT 1
bogdanm 73:1efda918f0ba 5281 #define UART0_C1_ILT_MASK 0x4u
bogdanm 73:1efda918f0ba 5282 #define UART0_C1_ILT_SHIFT 2
bogdanm 73:1efda918f0ba 5283 #define UART0_C1_WAKE_MASK 0x8u
bogdanm 73:1efda918f0ba 5284 #define UART0_C1_WAKE_SHIFT 3
bogdanm 73:1efda918f0ba 5285 #define UART0_C1_M_MASK 0x10u
bogdanm 73:1efda918f0ba 5286 #define UART0_C1_M_SHIFT 4
bogdanm 73:1efda918f0ba 5287 #define UART0_C1_RSRC_MASK 0x20u
bogdanm 73:1efda918f0ba 5288 #define UART0_C1_RSRC_SHIFT 5
bogdanm 73:1efda918f0ba 5289 #define UART0_C1_DOZEEN_MASK 0x40u
bogdanm 73:1efda918f0ba 5290 #define UART0_C1_DOZEEN_SHIFT 6
bogdanm 73:1efda918f0ba 5291 #define UART0_C1_LOOPS_MASK 0x80u
bogdanm 73:1efda918f0ba 5292 #define UART0_C1_LOOPS_SHIFT 7
bogdanm 73:1efda918f0ba 5293 /* C2 Bit Fields */
bogdanm 73:1efda918f0ba 5294 #define UART0_C2_SBK_MASK 0x1u
bogdanm 73:1efda918f0ba 5295 #define UART0_C2_SBK_SHIFT 0
bogdanm 73:1efda918f0ba 5296 #define UART0_C2_RWU_MASK 0x2u
bogdanm 73:1efda918f0ba 5297 #define UART0_C2_RWU_SHIFT 1
bogdanm 73:1efda918f0ba 5298 #define UART0_C2_RE_MASK 0x4u
bogdanm 73:1efda918f0ba 5299 #define UART0_C2_RE_SHIFT 2
bogdanm 73:1efda918f0ba 5300 #define UART0_C2_TE_MASK 0x8u
bogdanm 73:1efda918f0ba 5301 #define UART0_C2_TE_SHIFT 3
bogdanm 73:1efda918f0ba 5302 #define UART0_C2_ILIE_MASK 0x10u
bogdanm 73:1efda918f0ba 5303 #define UART0_C2_ILIE_SHIFT 4
bogdanm 73:1efda918f0ba 5304 #define UART0_C2_RIE_MASK 0x20u
bogdanm 73:1efda918f0ba 5305 #define UART0_C2_RIE_SHIFT 5
bogdanm 73:1efda918f0ba 5306 #define UART0_C2_TCIE_MASK 0x40u
bogdanm 73:1efda918f0ba 5307 #define UART0_C2_TCIE_SHIFT 6
bogdanm 73:1efda918f0ba 5308 #define UART0_C2_TIE_MASK 0x80u
bogdanm 73:1efda918f0ba 5309 #define UART0_C2_TIE_SHIFT 7
bogdanm 73:1efda918f0ba 5310 /* S1 Bit Fields */
bogdanm 73:1efda918f0ba 5311 #define UART0_S1_PF_MASK 0x1u
bogdanm 73:1efda918f0ba 5312 #define UART0_S1_PF_SHIFT 0
bogdanm 73:1efda918f0ba 5313 #define UART0_S1_FE_MASK 0x2u
bogdanm 73:1efda918f0ba 5314 #define UART0_S1_FE_SHIFT 1
bogdanm 73:1efda918f0ba 5315 #define UART0_S1_NF_MASK 0x4u
bogdanm 73:1efda918f0ba 5316 #define UART0_S1_NF_SHIFT 2
bogdanm 73:1efda918f0ba 5317 #define UART0_S1_OR_MASK 0x8u
bogdanm 73:1efda918f0ba 5318 #define UART0_S1_OR_SHIFT 3
bogdanm 73:1efda918f0ba 5319 #define UART0_S1_IDLE_MASK 0x10u
bogdanm 73:1efda918f0ba 5320 #define UART0_S1_IDLE_SHIFT 4
bogdanm 73:1efda918f0ba 5321 #define UART0_S1_RDRF_MASK 0x20u
bogdanm 73:1efda918f0ba 5322 #define UART0_S1_RDRF_SHIFT 5
bogdanm 73:1efda918f0ba 5323 #define UART0_S1_TC_MASK 0x40u
bogdanm 73:1efda918f0ba 5324 #define UART0_S1_TC_SHIFT 6
bogdanm 73:1efda918f0ba 5325 #define UART0_S1_TDRE_MASK 0x80u
bogdanm 73:1efda918f0ba 5326 #define UART0_S1_TDRE_SHIFT 7
bogdanm 73:1efda918f0ba 5327 /* S2 Bit Fields */
bogdanm 73:1efda918f0ba 5328 #define UART0_S2_RAF_MASK 0x1u
bogdanm 73:1efda918f0ba 5329 #define UART0_S2_RAF_SHIFT 0
bogdanm 73:1efda918f0ba 5330 #define UART0_S2_LBKDE_MASK 0x2u
bogdanm 73:1efda918f0ba 5331 #define UART0_S2_LBKDE_SHIFT 1
bogdanm 73:1efda918f0ba 5332 #define UART0_S2_BRK13_MASK 0x4u
bogdanm 73:1efda918f0ba 5333 #define UART0_S2_BRK13_SHIFT 2
bogdanm 73:1efda918f0ba 5334 #define UART0_S2_RWUID_MASK 0x8u
bogdanm 73:1efda918f0ba 5335 #define UART0_S2_RWUID_SHIFT 3
bogdanm 73:1efda918f0ba 5336 #define UART0_S2_RXINV_MASK 0x10u
bogdanm 73:1efda918f0ba 5337 #define UART0_S2_RXINV_SHIFT 4
bogdanm 73:1efda918f0ba 5338 #define UART0_S2_MSBF_MASK 0x20u
bogdanm 73:1efda918f0ba 5339 #define UART0_S2_MSBF_SHIFT 5
bogdanm 73:1efda918f0ba 5340 #define UART0_S2_RXEDGIF_MASK 0x40u
bogdanm 73:1efda918f0ba 5341 #define UART0_S2_RXEDGIF_SHIFT 6
bogdanm 73:1efda918f0ba 5342 #define UART0_S2_LBKDIF_MASK 0x80u
bogdanm 73:1efda918f0ba 5343 #define UART0_S2_LBKDIF_SHIFT 7
bogdanm 73:1efda918f0ba 5344 /* C3 Bit Fields */
bogdanm 73:1efda918f0ba 5345 #define UART0_C3_PEIE_MASK 0x1u
bogdanm 73:1efda918f0ba 5346 #define UART0_C3_PEIE_SHIFT 0
bogdanm 73:1efda918f0ba 5347 #define UART0_C3_FEIE_MASK 0x2u
bogdanm 73:1efda918f0ba 5348 #define UART0_C3_FEIE_SHIFT 1
bogdanm 73:1efda918f0ba 5349 #define UART0_C3_NEIE_MASK 0x4u
bogdanm 73:1efda918f0ba 5350 #define UART0_C3_NEIE_SHIFT 2
bogdanm 73:1efda918f0ba 5351 #define UART0_C3_ORIE_MASK 0x8u
bogdanm 73:1efda918f0ba 5352 #define UART0_C3_ORIE_SHIFT 3
bogdanm 73:1efda918f0ba 5353 #define UART0_C3_TXINV_MASK 0x10u
bogdanm 73:1efda918f0ba 5354 #define UART0_C3_TXINV_SHIFT 4
bogdanm 73:1efda918f0ba 5355 #define UART0_C3_TXDIR_MASK 0x20u
bogdanm 73:1efda918f0ba 5356 #define UART0_C3_TXDIR_SHIFT 5
bogdanm 73:1efda918f0ba 5357 #define UART0_C3_R9T8_MASK 0x40u
bogdanm 73:1efda918f0ba 5358 #define UART0_C3_R9T8_SHIFT 6
bogdanm 73:1efda918f0ba 5359 #define UART0_C3_R8T9_MASK 0x80u
bogdanm 73:1efda918f0ba 5360 #define UART0_C3_R8T9_SHIFT 7
bogdanm 73:1efda918f0ba 5361 /* D Bit Fields */
bogdanm 73:1efda918f0ba 5362 #define UART0_D_R0T0_MASK 0x1u
bogdanm 73:1efda918f0ba 5363 #define UART0_D_R0T0_SHIFT 0
bogdanm 73:1efda918f0ba 5364 #define UART0_D_R1T1_MASK 0x2u
bogdanm 73:1efda918f0ba 5365 #define UART0_D_R1T1_SHIFT 1
bogdanm 73:1efda918f0ba 5366 #define UART0_D_R2T2_MASK 0x4u
bogdanm 73:1efda918f0ba 5367 #define UART0_D_R2T2_SHIFT 2
bogdanm 73:1efda918f0ba 5368 #define UART0_D_R3T3_MASK 0x8u
bogdanm 73:1efda918f0ba 5369 #define UART0_D_R3T3_SHIFT 3
bogdanm 73:1efda918f0ba 5370 #define UART0_D_R4T4_MASK 0x10u
bogdanm 73:1efda918f0ba 5371 #define UART0_D_R4T4_SHIFT 4
bogdanm 73:1efda918f0ba 5372 #define UART0_D_R5T5_MASK 0x20u
bogdanm 73:1efda918f0ba 5373 #define UART0_D_R5T5_SHIFT 5
bogdanm 73:1efda918f0ba 5374 #define UART0_D_R6T6_MASK 0x40u
bogdanm 73:1efda918f0ba 5375 #define UART0_D_R6T6_SHIFT 6
bogdanm 73:1efda918f0ba 5376 #define UART0_D_R7T7_MASK 0x80u
bogdanm 73:1efda918f0ba 5377 #define UART0_D_R7T7_SHIFT 7
bogdanm 73:1efda918f0ba 5378 /* MA1 Bit Fields */
bogdanm 73:1efda918f0ba 5379 #define UART0_MA1_MA_MASK 0xFFu
bogdanm 73:1efda918f0ba 5380 #define UART0_MA1_MA_SHIFT 0
bogdanm 73:1efda918f0ba 5381 #define UART0_MA1_MA(x) (((uint8_t)(((uint8_t)(x))<<UART0_MA1_MA_SHIFT))&UART0_MA1_MA_MASK)
bogdanm 73:1efda918f0ba 5382 /* MA2 Bit Fields */
bogdanm 73:1efda918f0ba 5383 #define UART0_MA2_MA_MASK 0xFFu
bogdanm 73:1efda918f0ba 5384 #define UART0_MA2_MA_SHIFT 0
bogdanm 73:1efda918f0ba 5385 #define UART0_MA2_MA(x) (((uint8_t)(((uint8_t)(x))<<UART0_MA2_MA_SHIFT))&UART0_MA2_MA_MASK)
bogdanm 73:1efda918f0ba 5386 /* C4 Bit Fields */
bogdanm 73:1efda918f0ba 5387 #define UART0_C4_OSR_MASK 0x1Fu
bogdanm 73:1efda918f0ba 5388 #define UART0_C4_OSR_SHIFT 0
bogdanm 73:1efda918f0ba 5389 #define UART0_C4_OSR(x) (((uint8_t)(((uint8_t)(x))<<UART0_C4_OSR_SHIFT))&UART0_C4_OSR_MASK)
bogdanm 73:1efda918f0ba 5390 #define UART0_C4_M10_MASK 0x20u
bogdanm 73:1efda918f0ba 5391 #define UART0_C4_M10_SHIFT 5
bogdanm 73:1efda918f0ba 5392 #define UART0_C4_MAEN2_MASK 0x40u
bogdanm 73:1efda918f0ba 5393 #define UART0_C4_MAEN2_SHIFT 6
bogdanm 73:1efda918f0ba 5394 #define UART0_C4_MAEN1_MASK 0x80u
bogdanm 73:1efda918f0ba 5395 #define UART0_C4_MAEN1_SHIFT 7
bogdanm 73:1efda918f0ba 5396 /* C5 Bit Fields */
bogdanm 73:1efda918f0ba 5397 #define UART0_C5_RESYNCDIS_MASK 0x1u
bogdanm 73:1efda918f0ba 5398 #define UART0_C5_RESYNCDIS_SHIFT 0
bogdanm 73:1efda918f0ba 5399 #define UART0_C5_BOTHEDGE_MASK 0x2u
bogdanm 73:1efda918f0ba 5400 #define UART0_C5_BOTHEDGE_SHIFT 1
bogdanm 73:1efda918f0ba 5401 #define UART0_C5_RDMAE_MASK 0x20u
bogdanm 73:1efda918f0ba 5402 #define UART0_C5_RDMAE_SHIFT 5
bogdanm 73:1efda918f0ba 5403 #define UART0_C5_TDMAE_MASK 0x80u
bogdanm 73:1efda918f0ba 5404 #define UART0_C5_TDMAE_SHIFT 7
bogdanm 73:1efda918f0ba 5405
bogdanm 73:1efda918f0ba 5406 /**
bogdanm 73:1efda918f0ba 5407 * @}
bogdanm 73:1efda918f0ba 5408 */ /* end of group UART0_Register_Masks */
bogdanm 73:1efda918f0ba 5409
bogdanm 73:1efda918f0ba 5410
bogdanm 73:1efda918f0ba 5411 /* UART0 - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 5412 /** Peripheral UART0 base address */
bogdanm 73:1efda918f0ba 5413 #define UART0_BASE (0x4006A000u)
bogdanm 73:1efda918f0ba 5414 /** Peripheral UART0 base pointer */
bogdanm 73:1efda918f0ba 5415 #define UART0 ((UART0_Type *)UART0_BASE)
bogdanm 73:1efda918f0ba 5416 /** Array initializer of UART0 peripheral base pointers */
bogdanm 73:1efda918f0ba 5417 #define UART0_BASES { UART0 }
bogdanm 73:1efda918f0ba 5418
bogdanm 73:1efda918f0ba 5419 /**
bogdanm 73:1efda918f0ba 5420 * @}
bogdanm 73:1efda918f0ba 5421 */ /* end of group UART0_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 5422
bogdanm 73:1efda918f0ba 5423
bogdanm 73:1efda918f0ba 5424 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 5425 -- USB Peripheral Access Layer
bogdanm 73:1efda918f0ba 5426 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 5427
bogdanm 73:1efda918f0ba 5428 /**
bogdanm 73:1efda918f0ba 5429 * @addtogroup USB_Peripheral_Access_Layer USB Peripheral Access Layer
bogdanm 73:1efda918f0ba 5430 * @{
bogdanm 73:1efda918f0ba 5431 */
bogdanm 73:1efda918f0ba 5432
bogdanm 73:1efda918f0ba 5433 /** USB - Register Layout Typedef */
bogdanm 73:1efda918f0ba 5434 typedef struct {
bogdanm 73:1efda918f0ba 5435 __I uint8_t PERID; /**< Peripheral ID register, offset: 0x0 */
bogdanm 73:1efda918f0ba 5436 uint8_t RESERVED_0[3];
bogdanm 73:1efda918f0ba 5437 __I uint8_t IDCOMP; /**< Peripheral ID Complement register, offset: 0x4 */
bogdanm 73:1efda918f0ba 5438 uint8_t RESERVED_1[3];
bogdanm 73:1efda918f0ba 5439 __I uint8_t REV; /**< Peripheral Revision register, offset: 0x8 */
bogdanm 73:1efda918f0ba 5440 uint8_t RESERVED_2[3];
bogdanm 73:1efda918f0ba 5441 __I uint8_t ADDINFO; /**< Peripheral Additional Info register, offset: 0xC */
bogdanm 73:1efda918f0ba 5442 uint8_t RESERVED_3[3];
bogdanm 73:1efda918f0ba 5443 __IO uint8_t OTGISTAT; /**< OTG Interrupt Status register, offset: 0x10 */
bogdanm 73:1efda918f0ba 5444 uint8_t RESERVED_4[3];
bogdanm 73:1efda918f0ba 5445 __IO uint8_t OTGICR; /**< OTG Interrupt Control Register, offset: 0x14 */
bogdanm 73:1efda918f0ba 5446 uint8_t RESERVED_5[3];
bogdanm 73:1efda918f0ba 5447 __IO uint8_t OTGSTAT; /**< OTG Status register, offset: 0x18 */
bogdanm 73:1efda918f0ba 5448 uint8_t RESERVED_6[3];
bogdanm 73:1efda918f0ba 5449 __IO uint8_t OTGCTL; /**< OTG Control register, offset: 0x1C */
bogdanm 73:1efda918f0ba 5450 uint8_t RESERVED_7[99];
bogdanm 73:1efda918f0ba 5451 __IO uint8_t ISTAT; /**< Interrupt Status register, offset: 0x80 */
bogdanm 73:1efda918f0ba 5452 uint8_t RESERVED_8[3];
bogdanm 73:1efda918f0ba 5453 __IO uint8_t INTEN; /**< Interrupt Enable register, offset: 0x84 */
bogdanm 73:1efda918f0ba 5454 uint8_t RESERVED_9[3];
bogdanm 73:1efda918f0ba 5455 __IO uint8_t ERRSTAT; /**< Error Interrupt Status register, offset: 0x88 */
bogdanm 73:1efda918f0ba 5456 uint8_t RESERVED_10[3];
bogdanm 73:1efda918f0ba 5457 __IO uint8_t ERREN; /**< Error Interrupt Enable register, offset: 0x8C */
bogdanm 73:1efda918f0ba 5458 uint8_t RESERVED_11[3];
bogdanm 73:1efda918f0ba 5459 __I uint8_t STAT; /**< Status register, offset: 0x90 */
bogdanm 73:1efda918f0ba 5460 uint8_t RESERVED_12[3];
bogdanm 73:1efda918f0ba 5461 __IO uint8_t CTL; /**< Control register, offset: 0x94 */
bogdanm 73:1efda918f0ba 5462 uint8_t RESERVED_13[3];
bogdanm 73:1efda918f0ba 5463 __IO uint8_t ADDR; /**< Address register, offset: 0x98 */
bogdanm 73:1efda918f0ba 5464 uint8_t RESERVED_14[3];
bogdanm 73:1efda918f0ba 5465 __IO uint8_t BDTPAGE1; /**< BDT Page Register 1, offset: 0x9C */
bogdanm 73:1efda918f0ba 5466 uint8_t RESERVED_15[3];
bogdanm 73:1efda918f0ba 5467 __IO uint8_t FRMNUML; /**< Frame Number Register Low, offset: 0xA0 */
bogdanm 73:1efda918f0ba 5468 uint8_t RESERVED_16[3];
bogdanm 73:1efda918f0ba 5469 __IO uint8_t FRMNUMH; /**< Frame Number Register High, offset: 0xA4 */
bogdanm 73:1efda918f0ba 5470 uint8_t RESERVED_17[3];
bogdanm 73:1efda918f0ba 5471 __IO uint8_t TOKEN; /**< Token register, offset: 0xA8 */
bogdanm 73:1efda918f0ba 5472 uint8_t RESERVED_18[3];
bogdanm 73:1efda918f0ba 5473 __IO uint8_t SOFTHLD; /**< SOF Threshold Register, offset: 0xAC */
bogdanm 73:1efda918f0ba 5474 uint8_t RESERVED_19[3];
bogdanm 73:1efda918f0ba 5475 __IO uint8_t BDTPAGE2; /**< BDT Page Register 2, offset: 0xB0 */
bogdanm 73:1efda918f0ba 5476 uint8_t RESERVED_20[3];
bogdanm 73:1efda918f0ba 5477 __IO uint8_t BDTPAGE3; /**< BDT Page Register 3, offset: 0xB4 */
bogdanm 73:1efda918f0ba 5478 uint8_t RESERVED_21[11];
bogdanm 73:1efda918f0ba 5479 struct { /* offset: 0xC0, array step: 0x4 */
bogdanm 73:1efda918f0ba 5480 __IO uint8_t ENDPT; /**< Endpoint Control register, array offset: 0xC0, array step: 0x4 */
bogdanm 73:1efda918f0ba 5481 uint8_t RESERVED_0[3];
bogdanm 73:1efda918f0ba 5482 } ENDPOINT[16];
bogdanm 73:1efda918f0ba 5483 __IO uint8_t USBCTRL; /**< USB Control register, offset: 0x100 */
bogdanm 73:1efda918f0ba 5484 uint8_t RESERVED_22[3];
bogdanm 73:1efda918f0ba 5485 __I uint8_t OBSERVE; /**< USB OTG Observe register, offset: 0x104 */
bogdanm 73:1efda918f0ba 5486 uint8_t RESERVED_23[3];
bogdanm 73:1efda918f0ba 5487 __IO uint8_t CONTROL; /**< USB OTG Control register, offset: 0x108 */
bogdanm 73:1efda918f0ba 5488 uint8_t RESERVED_24[3];
bogdanm 73:1efda918f0ba 5489 __IO uint8_t USBTRC0; /**< USB Transceiver Control Register 0, offset: 0x10C */
bogdanm 73:1efda918f0ba 5490 uint8_t RESERVED_25[7];
bogdanm 73:1efda918f0ba 5491 __IO uint8_t USBFRMADJUST; /**< Frame Adjust Register, offset: 0x114 */
bogdanm 73:1efda918f0ba 5492 } USB_Type;
bogdanm 73:1efda918f0ba 5493
bogdanm 73:1efda918f0ba 5494 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 5495 -- USB Register Masks
bogdanm 73:1efda918f0ba 5496 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 5497
bogdanm 73:1efda918f0ba 5498 /**
bogdanm 73:1efda918f0ba 5499 * @addtogroup USB_Register_Masks USB Register Masks
bogdanm 73:1efda918f0ba 5500 * @{
bogdanm 73:1efda918f0ba 5501 */
bogdanm 73:1efda918f0ba 5502
bogdanm 73:1efda918f0ba 5503 /* PERID Bit Fields */
bogdanm 73:1efda918f0ba 5504 #define USB_PERID_ID_MASK 0x3Fu
bogdanm 73:1efda918f0ba 5505 #define USB_PERID_ID_SHIFT 0
bogdanm 73:1efda918f0ba 5506 #define USB_PERID_ID(x) (((uint8_t)(((uint8_t)(x))<<USB_PERID_ID_SHIFT))&USB_PERID_ID_MASK)
bogdanm 73:1efda918f0ba 5507 /* IDCOMP Bit Fields */
bogdanm 73:1efda918f0ba 5508 #define USB_IDCOMP_NID_MASK 0x3Fu
bogdanm 73:1efda918f0ba 5509 #define USB_IDCOMP_NID_SHIFT 0
bogdanm 73:1efda918f0ba 5510 #define USB_IDCOMP_NID(x) (((uint8_t)(((uint8_t)(x))<<USB_IDCOMP_NID_SHIFT))&USB_IDCOMP_NID_MASK)
bogdanm 73:1efda918f0ba 5511 /* REV Bit Fields */
bogdanm 73:1efda918f0ba 5512 #define USB_REV_REV_MASK 0xFFu
bogdanm 73:1efda918f0ba 5513 #define USB_REV_REV_SHIFT 0
bogdanm 73:1efda918f0ba 5514 #define USB_REV_REV(x) (((uint8_t)(((uint8_t)(x))<<USB_REV_REV_SHIFT))&USB_REV_REV_MASK)
bogdanm 73:1efda918f0ba 5515 /* ADDINFO Bit Fields */
bogdanm 73:1efda918f0ba 5516 #define USB_ADDINFO_IEHOST_MASK 0x1u
bogdanm 73:1efda918f0ba 5517 #define USB_ADDINFO_IEHOST_SHIFT 0
bogdanm 73:1efda918f0ba 5518 #define USB_ADDINFO_IRQNUM_MASK 0xF8u
bogdanm 73:1efda918f0ba 5519 #define USB_ADDINFO_IRQNUM_SHIFT 3
bogdanm 73:1efda918f0ba 5520 #define USB_ADDINFO_IRQNUM(x) (((uint8_t)(((uint8_t)(x))<<USB_ADDINFO_IRQNUM_SHIFT))&USB_ADDINFO_IRQNUM_MASK)
bogdanm 73:1efda918f0ba 5521 /* OTGISTAT Bit Fields */
bogdanm 73:1efda918f0ba 5522 #define USB_OTGISTAT_AVBUSCHG_MASK 0x1u
bogdanm 73:1efda918f0ba 5523 #define USB_OTGISTAT_AVBUSCHG_SHIFT 0
bogdanm 73:1efda918f0ba 5524 #define USB_OTGISTAT_B_SESS_CHG_MASK 0x4u
bogdanm 73:1efda918f0ba 5525 #define USB_OTGISTAT_B_SESS_CHG_SHIFT 2
bogdanm 73:1efda918f0ba 5526 #define USB_OTGISTAT_SESSVLDCHG_MASK 0x8u
bogdanm 73:1efda918f0ba 5527 #define USB_OTGISTAT_SESSVLDCHG_SHIFT 3
bogdanm 73:1efda918f0ba 5528 #define USB_OTGISTAT_LINE_STATE_CHG_MASK 0x20u
bogdanm 73:1efda918f0ba 5529 #define USB_OTGISTAT_LINE_STATE_CHG_SHIFT 5
bogdanm 73:1efda918f0ba 5530 #define USB_OTGISTAT_ONEMSEC_MASK 0x40u
bogdanm 73:1efda918f0ba 5531 #define USB_OTGISTAT_ONEMSEC_SHIFT 6
bogdanm 73:1efda918f0ba 5532 #define USB_OTGISTAT_IDCHG_MASK 0x80u
bogdanm 73:1efda918f0ba 5533 #define USB_OTGISTAT_IDCHG_SHIFT 7
bogdanm 73:1efda918f0ba 5534 /* OTGICR Bit Fields */
bogdanm 73:1efda918f0ba 5535 #define USB_OTGICR_AVBUSEN_MASK 0x1u
bogdanm 73:1efda918f0ba 5536 #define USB_OTGICR_AVBUSEN_SHIFT 0
bogdanm 73:1efda918f0ba 5537 #define USB_OTGICR_BSESSEN_MASK 0x4u
bogdanm 73:1efda918f0ba 5538 #define USB_OTGICR_BSESSEN_SHIFT 2
bogdanm 73:1efda918f0ba 5539 #define USB_OTGICR_SESSVLDEN_MASK 0x8u
bogdanm 73:1efda918f0ba 5540 #define USB_OTGICR_SESSVLDEN_SHIFT 3
bogdanm 73:1efda918f0ba 5541 #define USB_OTGICR_LINESTATEEN_MASK 0x20u
bogdanm 73:1efda918f0ba 5542 #define USB_OTGICR_LINESTATEEN_SHIFT 5
bogdanm 73:1efda918f0ba 5543 #define USB_OTGICR_ONEMSECEN_MASK 0x40u
bogdanm 73:1efda918f0ba 5544 #define USB_OTGICR_ONEMSECEN_SHIFT 6
bogdanm 73:1efda918f0ba 5545 #define USB_OTGICR_IDEN_MASK 0x80u
bogdanm 73:1efda918f0ba 5546 #define USB_OTGICR_IDEN_SHIFT 7
bogdanm 73:1efda918f0ba 5547 /* OTGSTAT Bit Fields */
bogdanm 73:1efda918f0ba 5548 #define USB_OTGSTAT_AVBUSVLD_MASK 0x1u
bogdanm 73:1efda918f0ba 5549 #define USB_OTGSTAT_AVBUSVLD_SHIFT 0
bogdanm 73:1efda918f0ba 5550 #define USB_OTGSTAT_BSESSEND_MASK 0x4u
bogdanm 73:1efda918f0ba 5551 #define USB_OTGSTAT_BSESSEND_SHIFT 2
bogdanm 73:1efda918f0ba 5552 #define USB_OTGSTAT_SESS_VLD_MASK 0x8u
bogdanm 73:1efda918f0ba 5553 #define USB_OTGSTAT_SESS_VLD_SHIFT 3
bogdanm 73:1efda918f0ba 5554 #define USB_OTGSTAT_LINESTATESTABLE_MASK 0x20u
bogdanm 73:1efda918f0ba 5555 #define USB_OTGSTAT_LINESTATESTABLE_SHIFT 5
bogdanm 73:1efda918f0ba 5556 #define USB_OTGSTAT_ONEMSECEN_MASK 0x40u
bogdanm 73:1efda918f0ba 5557 #define USB_OTGSTAT_ONEMSECEN_SHIFT 6
bogdanm 73:1efda918f0ba 5558 #define USB_OTGSTAT_ID_MASK 0x80u
bogdanm 73:1efda918f0ba 5559 #define USB_OTGSTAT_ID_SHIFT 7
bogdanm 73:1efda918f0ba 5560 /* OTGCTL Bit Fields */
bogdanm 73:1efda918f0ba 5561 #define USB_OTGCTL_OTGEN_MASK 0x4u
bogdanm 73:1efda918f0ba 5562 #define USB_OTGCTL_OTGEN_SHIFT 2
bogdanm 73:1efda918f0ba 5563 #define USB_OTGCTL_DMLOW_MASK 0x10u
bogdanm 73:1efda918f0ba 5564 #define USB_OTGCTL_DMLOW_SHIFT 4
bogdanm 73:1efda918f0ba 5565 #define USB_OTGCTL_DPLOW_MASK 0x20u
bogdanm 73:1efda918f0ba 5566 #define USB_OTGCTL_DPLOW_SHIFT 5
bogdanm 73:1efda918f0ba 5567 #define USB_OTGCTL_DPHIGH_MASK 0x80u
bogdanm 73:1efda918f0ba 5568 #define USB_OTGCTL_DPHIGH_SHIFT 7
bogdanm 73:1efda918f0ba 5569 /* ISTAT Bit Fields */
bogdanm 73:1efda918f0ba 5570 #define USB_ISTAT_USBRST_MASK 0x1u
bogdanm 73:1efda918f0ba 5571 #define USB_ISTAT_USBRST_SHIFT 0
bogdanm 73:1efda918f0ba 5572 #define USB_ISTAT_ERROR_MASK 0x2u
bogdanm 73:1efda918f0ba 5573 #define USB_ISTAT_ERROR_SHIFT 1
bogdanm 73:1efda918f0ba 5574 #define USB_ISTAT_SOFTOK_MASK 0x4u
bogdanm 73:1efda918f0ba 5575 #define USB_ISTAT_SOFTOK_SHIFT 2
bogdanm 73:1efda918f0ba 5576 #define USB_ISTAT_TOKDNE_MASK 0x8u
bogdanm 73:1efda918f0ba 5577 #define USB_ISTAT_TOKDNE_SHIFT 3
bogdanm 73:1efda918f0ba 5578 #define USB_ISTAT_SLEEP_MASK 0x10u
bogdanm 73:1efda918f0ba 5579 #define USB_ISTAT_SLEEP_SHIFT 4
bogdanm 73:1efda918f0ba 5580 #define USB_ISTAT_RESUME_MASK 0x20u
bogdanm 73:1efda918f0ba 5581 #define USB_ISTAT_RESUME_SHIFT 5
bogdanm 73:1efda918f0ba 5582 #define USB_ISTAT_ATTACH_MASK 0x40u
bogdanm 73:1efda918f0ba 5583 #define USB_ISTAT_ATTACH_SHIFT 6
bogdanm 73:1efda918f0ba 5584 #define USB_ISTAT_STALL_MASK 0x80u
bogdanm 73:1efda918f0ba 5585 #define USB_ISTAT_STALL_SHIFT 7
bogdanm 73:1efda918f0ba 5586 /* INTEN Bit Fields */
bogdanm 73:1efda918f0ba 5587 #define USB_INTEN_USBRSTEN_MASK 0x1u
bogdanm 73:1efda918f0ba 5588 #define USB_INTEN_USBRSTEN_SHIFT 0
bogdanm 73:1efda918f0ba 5589 #define USB_INTEN_ERROREN_MASK 0x2u
bogdanm 73:1efda918f0ba 5590 #define USB_INTEN_ERROREN_SHIFT 1
bogdanm 73:1efda918f0ba 5591 #define USB_INTEN_SOFTOKEN_MASK 0x4u
bogdanm 73:1efda918f0ba 5592 #define USB_INTEN_SOFTOKEN_SHIFT 2
bogdanm 73:1efda918f0ba 5593 #define USB_INTEN_TOKDNEEN_MASK 0x8u
bogdanm 73:1efda918f0ba 5594 #define USB_INTEN_TOKDNEEN_SHIFT 3
bogdanm 73:1efda918f0ba 5595 #define USB_INTEN_SLEEPEN_MASK 0x10u
bogdanm 73:1efda918f0ba 5596 #define USB_INTEN_SLEEPEN_SHIFT 4
bogdanm 73:1efda918f0ba 5597 #define USB_INTEN_RESUMEEN_MASK 0x20u
bogdanm 73:1efda918f0ba 5598 #define USB_INTEN_RESUMEEN_SHIFT 5
bogdanm 73:1efda918f0ba 5599 #define USB_INTEN_ATTACHEN_MASK 0x40u
bogdanm 73:1efda918f0ba 5600 #define USB_INTEN_ATTACHEN_SHIFT 6
bogdanm 73:1efda918f0ba 5601 #define USB_INTEN_STALLEN_MASK 0x80u
bogdanm 73:1efda918f0ba 5602 #define USB_INTEN_STALLEN_SHIFT 7
bogdanm 73:1efda918f0ba 5603 /* ERRSTAT Bit Fields */
bogdanm 73:1efda918f0ba 5604 #define USB_ERRSTAT_PIDERR_MASK 0x1u
bogdanm 73:1efda918f0ba 5605 #define USB_ERRSTAT_PIDERR_SHIFT 0
bogdanm 73:1efda918f0ba 5606 #define USB_ERRSTAT_CRC5EOF_MASK 0x2u
bogdanm 73:1efda918f0ba 5607 #define USB_ERRSTAT_CRC5EOF_SHIFT 1
bogdanm 73:1efda918f0ba 5608 #define USB_ERRSTAT_CRC16_MASK 0x4u
bogdanm 73:1efda918f0ba 5609 #define USB_ERRSTAT_CRC16_SHIFT 2
bogdanm 73:1efda918f0ba 5610 #define USB_ERRSTAT_DFN8_MASK 0x8u
bogdanm 73:1efda918f0ba 5611 #define USB_ERRSTAT_DFN8_SHIFT 3
bogdanm 73:1efda918f0ba 5612 #define USB_ERRSTAT_BTOERR_MASK 0x10u
bogdanm 73:1efda918f0ba 5613 #define USB_ERRSTAT_BTOERR_SHIFT 4
bogdanm 73:1efda918f0ba 5614 #define USB_ERRSTAT_DMAERR_MASK 0x20u
bogdanm 73:1efda918f0ba 5615 #define USB_ERRSTAT_DMAERR_SHIFT 5
bogdanm 73:1efda918f0ba 5616 #define USB_ERRSTAT_BTSERR_MASK 0x80u
bogdanm 73:1efda918f0ba 5617 #define USB_ERRSTAT_BTSERR_SHIFT 7
bogdanm 73:1efda918f0ba 5618 /* ERREN Bit Fields */
bogdanm 73:1efda918f0ba 5619 #define USB_ERREN_PIDERREN_MASK 0x1u
bogdanm 73:1efda918f0ba 5620 #define USB_ERREN_PIDERREN_SHIFT 0
bogdanm 73:1efda918f0ba 5621 #define USB_ERREN_CRC5EOFEN_MASK 0x2u
bogdanm 73:1efda918f0ba 5622 #define USB_ERREN_CRC5EOFEN_SHIFT 1
bogdanm 73:1efda918f0ba 5623 #define USB_ERREN_CRC16EN_MASK 0x4u
bogdanm 73:1efda918f0ba 5624 #define USB_ERREN_CRC16EN_SHIFT 2
bogdanm 73:1efda918f0ba 5625 #define USB_ERREN_DFN8EN_MASK 0x8u
bogdanm 73:1efda918f0ba 5626 #define USB_ERREN_DFN8EN_SHIFT 3
bogdanm 73:1efda918f0ba 5627 #define USB_ERREN_BTOERREN_MASK 0x10u
bogdanm 73:1efda918f0ba 5628 #define USB_ERREN_BTOERREN_SHIFT 4
bogdanm 73:1efda918f0ba 5629 #define USB_ERREN_DMAERREN_MASK 0x20u
bogdanm 73:1efda918f0ba 5630 #define USB_ERREN_DMAERREN_SHIFT 5
bogdanm 73:1efda918f0ba 5631 #define USB_ERREN_BTSERREN_MASK 0x80u
bogdanm 73:1efda918f0ba 5632 #define USB_ERREN_BTSERREN_SHIFT 7
bogdanm 73:1efda918f0ba 5633 /* STAT Bit Fields */
bogdanm 73:1efda918f0ba 5634 #define USB_STAT_ODD_MASK 0x4u
bogdanm 73:1efda918f0ba 5635 #define USB_STAT_ODD_SHIFT 2
bogdanm 73:1efda918f0ba 5636 #define USB_STAT_TX_MASK 0x8u
bogdanm 73:1efda918f0ba 5637 #define USB_STAT_TX_SHIFT 3
bogdanm 73:1efda918f0ba 5638 #define USB_STAT_ENDP_MASK 0xF0u
bogdanm 73:1efda918f0ba 5639 #define USB_STAT_ENDP_SHIFT 4
bogdanm 73:1efda918f0ba 5640 #define USB_STAT_ENDP(x) (((uint8_t)(((uint8_t)(x))<<USB_STAT_ENDP_SHIFT))&USB_STAT_ENDP_MASK)
bogdanm 73:1efda918f0ba 5641 /* CTL Bit Fields */
bogdanm 73:1efda918f0ba 5642 #define USB_CTL_USBENSOFEN_MASK 0x1u
bogdanm 73:1efda918f0ba 5643 #define USB_CTL_USBENSOFEN_SHIFT 0
bogdanm 73:1efda918f0ba 5644 #define USB_CTL_ODDRST_MASK 0x2u
bogdanm 73:1efda918f0ba 5645 #define USB_CTL_ODDRST_SHIFT 1
bogdanm 73:1efda918f0ba 5646 #define USB_CTL_RESUME_MASK 0x4u
bogdanm 73:1efda918f0ba 5647 #define USB_CTL_RESUME_SHIFT 2
bogdanm 73:1efda918f0ba 5648 #define USB_CTL_HOSTMODEEN_MASK 0x8u
bogdanm 73:1efda918f0ba 5649 #define USB_CTL_HOSTMODEEN_SHIFT 3
bogdanm 73:1efda918f0ba 5650 #define USB_CTL_RESET_MASK 0x10u
bogdanm 73:1efda918f0ba 5651 #define USB_CTL_RESET_SHIFT 4
bogdanm 73:1efda918f0ba 5652 #define USB_CTL_TXSUSPENDTOKENBUSY_MASK 0x20u
bogdanm 73:1efda918f0ba 5653 #define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT 5
bogdanm 73:1efda918f0ba 5654 #define USB_CTL_SE0_MASK 0x40u
bogdanm 73:1efda918f0ba 5655 #define USB_CTL_SE0_SHIFT 6
bogdanm 73:1efda918f0ba 5656 #define USB_CTL_JSTATE_MASK 0x80u
bogdanm 73:1efda918f0ba 5657 #define USB_CTL_JSTATE_SHIFT 7
bogdanm 73:1efda918f0ba 5658 /* ADDR Bit Fields */
bogdanm 73:1efda918f0ba 5659 #define USB_ADDR_ADDR_MASK 0x7Fu
bogdanm 73:1efda918f0ba 5660 #define USB_ADDR_ADDR_SHIFT 0
bogdanm 73:1efda918f0ba 5661 #define USB_ADDR_ADDR(x) (((uint8_t)(((uint8_t)(x))<<USB_ADDR_ADDR_SHIFT))&USB_ADDR_ADDR_MASK)
bogdanm 73:1efda918f0ba 5662 #define USB_ADDR_LSEN_MASK 0x80u
bogdanm 73:1efda918f0ba 5663 #define USB_ADDR_LSEN_SHIFT 7
bogdanm 73:1efda918f0ba 5664 /* BDTPAGE1 Bit Fields */
bogdanm 73:1efda918f0ba 5665 #define USB_BDTPAGE1_BDTBA_MASK 0xFEu
bogdanm 73:1efda918f0ba 5666 #define USB_BDTPAGE1_BDTBA_SHIFT 1
bogdanm 73:1efda918f0ba 5667 #define USB_BDTPAGE1_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE1_BDTBA_SHIFT))&USB_BDTPAGE1_BDTBA_MASK)
bogdanm 73:1efda918f0ba 5668 /* FRMNUML Bit Fields */
bogdanm 73:1efda918f0ba 5669 #define USB_FRMNUML_FRM_MASK 0xFFu
bogdanm 73:1efda918f0ba 5670 #define USB_FRMNUML_FRM_SHIFT 0
bogdanm 73:1efda918f0ba 5671 #define USB_FRMNUML_FRM(x) (((uint8_t)(((uint8_t)(x))<<USB_FRMNUML_FRM_SHIFT))&USB_FRMNUML_FRM_MASK)
bogdanm 73:1efda918f0ba 5672 /* FRMNUMH Bit Fields */
bogdanm 73:1efda918f0ba 5673 #define USB_FRMNUMH_FRM_MASK 0x7u
bogdanm 73:1efda918f0ba 5674 #define USB_FRMNUMH_FRM_SHIFT 0
bogdanm 73:1efda918f0ba 5675 #define USB_FRMNUMH_FRM(x) (((uint8_t)(((uint8_t)(x))<<USB_FRMNUMH_FRM_SHIFT))&USB_FRMNUMH_FRM_MASK)
bogdanm 73:1efda918f0ba 5676 /* TOKEN Bit Fields */
bogdanm 73:1efda918f0ba 5677 #define USB_TOKEN_TOKENENDPT_MASK 0xFu
bogdanm 73:1efda918f0ba 5678 #define USB_TOKEN_TOKENENDPT_SHIFT 0
bogdanm 73:1efda918f0ba 5679 #define USB_TOKEN_TOKENENDPT(x) (((uint8_t)(((uint8_t)(x))<<USB_TOKEN_TOKENENDPT_SHIFT))&USB_TOKEN_TOKENENDPT_MASK)
bogdanm 73:1efda918f0ba 5680 #define USB_TOKEN_TOKENPID_MASK 0xF0u
bogdanm 73:1efda918f0ba 5681 #define USB_TOKEN_TOKENPID_SHIFT 4
bogdanm 73:1efda918f0ba 5682 #define USB_TOKEN_TOKENPID(x) (((uint8_t)(((uint8_t)(x))<<USB_TOKEN_TOKENPID_SHIFT))&USB_TOKEN_TOKENPID_MASK)
bogdanm 73:1efda918f0ba 5683 /* SOFTHLD Bit Fields */
bogdanm 73:1efda918f0ba 5684 #define USB_SOFTHLD_CNT_MASK 0xFFu
bogdanm 73:1efda918f0ba 5685 #define USB_SOFTHLD_CNT_SHIFT 0
bogdanm 73:1efda918f0ba 5686 #define USB_SOFTHLD_CNT(x) (((uint8_t)(((uint8_t)(x))<<USB_SOFTHLD_CNT_SHIFT))&USB_SOFTHLD_CNT_MASK)
bogdanm 73:1efda918f0ba 5687 /* BDTPAGE2 Bit Fields */
bogdanm 73:1efda918f0ba 5688 #define USB_BDTPAGE2_BDTBA_MASK 0xFFu
bogdanm 73:1efda918f0ba 5689 #define USB_BDTPAGE2_BDTBA_SHIFT 0
bogdanm 73:1efda918f0ba 5690 #define USB_BDTPAGE2_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE2_BDTBA_SHIFT))&USB_BDTPAGE2_BDTBA_MASK)
bogdanm 73:1efda918f0ba 5691 /* BDTPAGE3 Bit Fields */
bogdanm 73:1efda918f0ba 5692 #define USB_BDTPAGE3_BDTBA_MASK 0xFFu
bogdanm 73:1efda918f0ba 5693 #define USB_BDTPAGE3_BDTBA_SHIFT 0
bogdanm 73:1efda918f0ba 5694 #define USB_BDTPAGE3_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE3_BDTBA_SHIFT))&USB_BDTPAGE3_BDTBA_MASK)
bogdanm 73:1efda918f0ba 5695 /* ENDPT Bit Fields */
bogdanm 73:1efda918f0ba 5696 #define USB_ENDPT_EPHSHK_MASK 0x1u
bogdanm 73:1efda918f0ba 5697 #define USB_ENDPT_EPHSHK_SHIFT 0
bogdanm 73:1efda918f0ba 5698 #define USB_ENDPT_EPSTALL_MASK 0x2u
bogdanm 73:1efda918f0ba 5699 #define USB_ENDPT_EPSTALL_SHIFT 1
bogdanm 73:1efda918f0ba 5700 #define USB_ENDPT_EPTXEN_MASK 0x4u
bogdanm 73:1efda918f0ba 5701 #define USB_ENDPT_EPTXEN_SHIFT 2
bogdanm 73:1efda918f0ba 5702 #define USB_ENDPT_EPRXEN_MASK 0x8u
bogdanm 73:1efda918f0ba 5703 #define USB_ENDPT_EPRXEN_SHIFT 3
bogdanm 73:1efda918f0ba 5704 #define USB_ENDPT_EPCTLDIS_MASK 0x10u
bogdanm 73:1efda918f0ba 5705 #define USB_ENDPT_EPCTLDIS_SHIFT 4
bogdanm 73:1efda918f0ba 5706 #define USB_ENDPT_RETRYDIS_MASK 0x40u
bogdanm 73:1efda918f0ba 5707 #define USB_ENDPT_RETRYDIS_SHIFT 6
bogdanm 73:1efda918f0ba 5708 #define USB_ENDPT_HOSTWOHUB_MASK 0x80u
bogdanm 73:1efda918f0ba 5709 #define USB_ENDPT_HOSTWOHUB_SHIFT 7
bogdanm 73:1efda918f0ba 5710 /* USBCTRL Bit Fields */
bogdanm 73:1efda918f0ba 5711 #define USB_USBCTRL_PDE_MASK 0x40u
bogdanm 73:1efda918f0ba 5712 #define USB_USBCTRL_PDE_SHIFT 6
bogdanm 73:1efda918f0ba 5713 #define USB_USBCTRL_SUSP_MASK 0x80u
bogdanm 73:1efda918f0ba 5714 #define USB_USBCTRL_SUSP_SHIFT 7
bogdanm 73:1efda918f0ba 5715 /* OBSERVE Bit Fields */
bogdanm 73:1efda918f0ba 5716 #define USB_OBSERVE_DMPD_MASK 0x10u
bogdanm 73:1efda918f0ba 5717 #define USB_OBSERVE_DMPD_SHIFT 4
bogdanm 73:1efda918f0ba 5718 #define USB_OBSERVE_DPPD_MASK 0x40u
bogdanm 73:1efda918f0ba 5719 #define USB_OBSERVE_DPPD_SHIFT 6
bogdanm 73:1efda918f0ba 5720 #define USB_OBSERVE_DPPU_MASK 0x80u
bogdanm 73:1efda918f0ba 5721 #define USB_OBSERVE_DPPU_SHIFT 7
bogdanm 73:1efda918f0ba 5722 /* CONTROL Bit Fields */
bogdanm 73:1efda918f0ba 5723 #define USB_CONTROL_DPPULLUPNONOTG_MASK 0x10u
bogdanm 73:1efda918f0ba 5724 #define USB_CONTROL_DPPULLUPNONOTG_SHIFT 4
bogdanm 73:1efda918f0ba 5725 /* USBTRC0 Bit Fields */
bogdanm 73:1efda918f0ba 5726 #define USB_USBTRC0_USB_RESUME_INT_MASK 0x1u
bogdanm 73:1efda918f0ba 5727 #define USB_USBTRC0_USB_RESUME_INT_SHIFT 0
bogdanm 73:1efda918f0ba 5728 #define USB_USBTRC0_SYNC_DET_MASK 0x2u
bogdanm 73:1efda918f0ba 5729 #define USB_USBTRC0_SYNC_DET_SHIFT 1
bogdanm 73:1efda918f0ba 5730 #define USB_USBTRC0_USBRESMEN_MASK 0x20u
bogdanm 73:1efda918f0ba 5731 #define USB_USBTRC0_USBRESMEN_SHIFT 5
bogdanm 73:1efda918f0ba 5732 #define USB_USBTRC0_USBRESET_MASK 0x80u
bogdanm 73:1efda918f0ba 5733 #define USB_USBTRC0_USBRESET_SHIFT 7
bogdanm 73:1efda918f0ba 5734 /* USBFRMADJUST Bit Fields */
bogdanm 73:1efda918f0ba 5735 #define USB_USBFRMADJUST_ADJ_MASK 0xFFu
bogdanm 73:1efda918f0ba 5736 #define USB_USBFRMADJUST_ADJ_SHIFT 0
bogdanm 73:1efda918f0ba 5737 #define USB_USBFRMADJUST_ADJ(x) (((uint8_t)(((uint8_t)(x))<<USB_USBFRMADJUST_ADJ_SHIFT))&USB_USBFRMADJUST_ADJ_MASK)
bogdanm 73:1efda918f0ba 5738
bogdanm 73:1efda918f0ba 5739 /**
bogdanm 73:1efda918f0ba 5740 * @}
bogdanm 73:1efda918f0ba 5741 */ /* end of group USB_Register_Masks */
bogdanm 73:1efda918f0ba 5742
bogdanm 73:1efda918f0ba 5743
bogdanm 73:1efda918f0ba 5744 /* USB - Peripheral instance base addresses */
bogdanm 73:1efda918f0ba 5745 /** Peripheral USB0 base address */
bogdanm 73:1efda918f0ba 5746 #define USB0_BASE (0x40072000u)
bogdanm 73:1efda918f0ba 5747 /** Peripheral USB0 base pointer */
bogdanm 73:1efda918f0ba 5748 #define USB0 ((USB_Type *)USB0_BASE)
bogdanm 73:1efda918f0ba 5749 /** Array initializer of USB peripheral base pointers */
bogdanm 73:1efda918f0ba 5750 #define USB_BASES { USB0 }
bogdanm 73:1efda918f0ba 5751
bogdanm 73:1efda918f0ba 5752 /**
bogdanm 73:1efda918f0ba 5753 * @}
bogdanm 73:1efda918f0ba 5754 */ /* end of group USB_Peripheral_Access_Layer */
bogdanm 73:1efda918f0ba 5755
bogdanm 73:1efda918f0ba 5756
bogdanm 73:1efda918f0ba 5757 /*
bogdanm 73:1efda918f0ba 5758 ** End of section using anonymous unions
bogdanm 73:1efda918f0ba 5759 */
bogdanm 73:1efda918f0ba 5760
bogdanm 73:1efda918f0ba 5761 #if defined(__ARMCC_VERSION)
bogdanm 73:1efda918f0ba 5762 #pragma pop
bogdanm 73:1efda918f0ba 5763 #elif defined(__CWCC__)
bogdanm 73:1efda918f0ba 5764 #pragma pop
bogdanm 73:1efda918f0ba 5765 #elif defined(__GNUC__)
bogdanm 73:1efda918f0ba 5766 /* leave anonymous unions enabled */
bogdanm 73:1efda918f0ba 5767 #elif defined(__IAR_SYSTEMS_ICC__)
bogdanm 73:1efda918f0ba 5768 #pragma language=default
bogdanm 73:1efda918f0ba 5769 #else
bogdanm 73:1efda918f0ba 5770 #error Not supported compiler type
bogdanm 73:1efda918f0ba 5771 #endif
bogdanm 73:1efda918f0ba 5772
bogdanm 73:1efda918f0ba 5773 /**
bogdanm 73:1efda918f0ba 5774 * @}
bogdanm 73:1efda918f0ba 5775 */ /* end of group Peripheral_access_layer */
bogdanm 73:1efda918f0ba 5776
bogdanm 73:1efda918f0ba 5777
bogdanm 73:1efda918f0ba 5778 /* ----------------------------------------------------------------------------
bogdanm 73:1efda918f0ba 5779 -- Backward Compatibility
bogdanm 73:1efda918f0ba 5780 ---------------------------------------------------------------------------- */
bogdanm 73:1efda918f0ba 5781
bogdanm 73:1efda918f0ba 5782 /**
bogdanm 73:1efda918f0ba 5783 * @addtogroup Backward_Compatibility_Symbols Backward Compatibility
bogdanm 73:1efda918f0ba 5784 * @{
bogdanm 73:1efda918f0ba 5785 */
bogdanm 73:1efda918f0ba 5786
bogdanm 73:1efda918f0ba 5787 /* No backward compatibility issues. */
bogdanm 73:1efda918f0ba 5788
bogdanm 73:1efda918f0ba 5789 /**
bogdanm 73:1efda918f0ba 5790 * @}
bogdanm 73:1efda918f0ba 5791 */ /* end of group Backward_Compatibility_Symbols */
bogdanm 73:1efda918f0ba 5792
bogdanm 73:1efda918f0ba 5793
bogdanm 73:1efda918f0ba 5794 #endif /* #if !defined(MKL46Z4_H_) */
bogdanm 73:1efda918f0ba 5795
bogdanm 73:1efda918f0ba 5796 /* MKL46Z4.h, eof. */