Toyomasa Watarai
/
mbed-dev
Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
Fork of
mbed-dev
by 
mbed official
targets/cmsis/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFM32PG_STK3401/efm32pg1b_devinfo.h@50:a417edff4437, 2016-01-15 (annotated)
- Committer:
- mbed_official
- Date:
- Fri Jan 15 07:45:16 2016 +0000
- Revision:
- 50:a417edff4437
Synchronized with git revision 6010f32619bfcbb01cc73747d4ff9040863482d9
Full URL: https://github.com/mbedmicro/mbed/commit/6010f32619bfcbb01cc73747d4ff9040863482d9/
Remove doubling of buffer size in realiseEndpoint()
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| mbed_official | 50:a417edff4437 | 1 | /**************************************************************************//** |
| mbed_official | 50:a417edff4437 | 2 | * @file efm32pg1b_devinfo.h |
| mbed_official | 50:a417edff4437 | 3 | * @brief EFM32PG1B_DEVINFO register and bit field definitions |
| mbed_official | 50:a417edff4437 | 4 | * @version 4.2.0 |
| mbed_official | 50:a417edff4437 | 5 | ****************************************************************************** |
| mbed_official | 50:a417edff4437 | 6 | * @section License |
| mbed_official | 50:a417edff4437 | 7 | * <b>Copyright 2015 Silicon Laboratories, Inc. http://www.silabs.com</b> |
| mbed_official | 50:a417edff4437 | 8 | ****************************************************************************** |
| mbed_official | 50:a417edff4437 | 9 | * |
| mbed_official | 50:a417edff4437 | 10 | * Permission is granted to anyone to use this software for any purpose, |
| mbed_official | 50:a417edff4437 | 11 | * including commercial applications, and to alter it and redistribute it |
| mbed_official | 50:a417edff4437 | 12 | * freely, subject to the following restrictions: |
| mbed_official | 50:a417edff4437 | 13 | * |
| mbed_official | 50:a417edff4437 | 14 | * 1. The origin of this software must not be misrepresented; you must not |
| mbed_official | 50:a417edff4437 | 15 | * claim that you wrote the original software.@n |
| mbed_official | 50:a417edff4437 | 16 | * 2. Altered source versions must be plainly marked as such, and must not be |
| mbed_official | 50:a417edff4437 | 17 | * misrepresented as being the original software.@n |
| mbed_official | 50:a417edff4437 | 18 | * 3. This notice may not be removed or altered from any source distribution. |
| mbed_official | 50:a417edff4437 | 19 | * |
| mbed_official | 50:a417edff4437 | 20 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
| mbed_official | 50:a417edff4437 | 21 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
| mbed_official | 50:a417edff4437 | 22 | * providing the Software "AS IS", with no express or implied warranties of any |
| mbed_official | 50:a417edff4437 | 23 | * kind, including, but not limited to, any implied warranties of |
| mbed_official | 50:a417edff4437 | 24 | * merchantability or fitness for any particular purpose or warranties against |
| mbed_official | 50:a417edff4437 | 25 | * infringement of any proprietary rights of a third party. |
| mbed_official | 50:a417edff4437 | 26 | * |
| mbed_official | 50:a417edff4437 | 27 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
| mbed_official | 50:a417edff4437 | 28 | * incidental, or special damages, or any other relief, or for any claim by |
| mbed_official | 50:a417edff4437 | 29 | * any third party, arising from your use of this Software. |
| mbed_official | 50:a417edff4437 | 30 | * |
| mbed_official | 50:a417edff4437 | 31 | *****************************************************************************/ |
| mbed_official | 50:a417edff4437 | 32 | /**************************************************************************//** |
| mbed_official | 50:a417edff4437 | 33 | * @addtogroup Parts |
| mbed_official | 50:a417edff4437 | 34 | * @{ |
| mbed_official | 50:a417edff4437 | 35 | ******************************************************************************/ |
| mbed_official | 50:a417edff4437 | 36 | /**************************************************************************//** |
| mbed_official | 50:a417edff4437 | 37 | * @defgroup EFM32PG1B_DEVINFO |
| mbed_official | 50:a417edff4437 | 38 | * @{ |
| mbed_official | 50:a417edff4437 | 39 | *****************************************************************************/ |
| mbed_official | 50:a417edff4437 | 40 | |
| mbed_official | 50:a417edff4437 | 41 | typedef struct |
| mbed_official | 50:a417edff4437 | 42 | { |
| mbed_official | 50:a417edff4437 | 43 | __I uint32_t CAL; /**< CRC of DI-page and calibration temperature */ |
| mbed_official | 50:a417edff4437 | 44 | uint32_t RESERVED0[9]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 45 | __I uint32_t EUI48L; /**< EUI48 OUI and Unique identifier */ |
| mbed_official | 50:a417edff4437 | 46 | __I uint32_t EUI48H; /**< OUI */ |
| mbed_official | 50:a417edff4437 | 47 | __I uint32_t CUSTOMINFO; /**< Custom information */ |
| mbed_official | 50:a417edff4437 | 48 | __I uint32_t MEMINFO; /**< Flash page size and misc. chip information */ |
| mbed_official | 50:a417edff4437 | 49 | uint32_t RESERVED1[2]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 50 | __I uint32_t UNIQUEL; /**< Low 32 bits of device unique number */ |
| mbed_official | 50:a417edff4437 | 51 | __I uint32_t UNIQUEH; /**< High 32 bits of device unique number */ |
| mbed_official | 50:a417edff4437 | 52 | __I uint32_t MSIZE; /**< Flash and SRAM Memory size in kB */ |
| mbed_official | 50:a417edff4437 | 53 | __I uint32_t PART; /**< Part description */ |
| mbed_official | 50:a417edff4437 | 54 | __I uint32_t DEVINFOREV; /**< Device information page revision */ |
| mbed_official | 50:a417edff4437 | 55 | __I uint32_t EMUTEMP; /**< EMU Temperature Calibration Information */ |
| mbed_official | 50:a417edff4437 | 56 | uint32_t RESERVED2[2]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 57 | __I uint32_t ADC0CAL0; /**< ADC0 calibration register 0 */ |
| mbed_official | 50:a417edff4437 | 58 | __I uint32_t ADC0CAL1; /**< ADC0 calibration register 1 */ |
| mbed_official | 50:a417edff4437 | 59 | __I uint32_t ADC0CAL2; /**< ADC0 calibration register 2 */ |
| mbed_official | 50:a417edff4437 | 60 | __I uint32_t ADC0CAL3; /**< ADC0 calibration register 3 */ |
| mbed_official | 50:a417edff4437 | 61 | uint32_t RESERVED3[4]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 62 | __I uint32_t HFRCOCAL0; /**< HFRCO Calibration Register (4 MHz) */ |
| mbed_official | 50:a417edff4437 | 63 | uint32_t RESERVED4[2]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 64 | __I uint32_t HFRCOCAL3; /**< HFRCO Calibration Register (7 MHz) */ |
| mbed_official | 50:a417edff4437 | 65 | uint32_t RESERVED5[2]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 66 | __I uint32_t HFRCOCAL6; /**< HFRCO Calibration Register (13 MHz) */ |
| mbed_official | 50:a417edff4437 | 67 | __I uint32_t HFRCOCAL7; /**< HFRCO Calibration Register (16 MHz) */ |
| mbed_official | 50:a417edff4437 | 68 | __I uint32_t HFRCOCAL8; /**< HFRCO Calibration Register (19 MHz) */ |
| mbed_official | 50:a417edff4437 | 69 | uint32_t RESERVED6[1]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 70 | __I uint32_t HFRCOCAL10; /**< HFRCO Calibration Register (26 MHz) */ |
| mbed_official | 50:a417edff4437 | 71 | __I uint32_t HFRCOCAL11; /**< HFRCO Calibration Register (32 MHz) */ |
| mbed_official | 50:a417edff4437 | 72 | __I uint32_t HFRCOCAL12; /**< HFRCO Calibration Register (38 MHz) */ |
| mbed_official | 50:a417edff4437 | 73 | uint32_t RESERVED7[11]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 74 | __I uint32_t AUXHFRCOCAL0; /**< AUXHFRCO Calibration Register (4 MHz) */ |
| mbed_official | 50:a417edff4437 | 75 | uint32_t RESERVED8[2]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 76 | __I uint32_t AUXHFRCOCAL3; /**< AUXHFRCO Calibration Register (7 MHz) */ |
| mbed_official | 50:a417edff4437 | 77 | uint32_t RESERVED9[2]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 78 | __I uint32_t AUXHFRCOCAL6; /**< AUXHFRCO Calibration Register (13 MHz) */ |
| mbed_official | 50:a417edff4437 | 79 | __I uint32_t AUXHFRCOCAL7; /**< AUXHFRCO Calibration Register (16 MHz) */ |
| mbed_official | 50:a417edff4437 | 80 | __I uint32_t AUXHFRCOCAL8; /**< AUXHFRCO Calibration Register (19 MHz) */ |
| mbed_official | 50:a417edff4437 | 81 | uint32_t RESERVED10[1]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 82 | __I uint32_t AUXHFRCOCAL10; /**< AUXHFRCO Calibration Register (26 MHz) */ |
| mbed_official | 50:a417edff4437 | 83 | __I uint32_t AUXHFRCOCAL11; /**< AUXHFRCO Calibration Register (32 MHz) */ |
| mbed_official | 50:a417edff4437 | 84 | __I uint32_t AUXHFRCOCAL12; /**< AUXHFRCO Calibration Register (38 MHz) */ |
| mbed_official | 50:a417edff4437 | 85 | uint32_t RESERVED11[11]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 86 | __I uint32_t VMONCAL0; /**< VMON Calibration Register 0 */ |
| mbed_official | 50:a417edff4437 | 87 | __I uint32_t VMONCAL1; /**< VMON Calibration Register 1 */ |
| mbed_official | 50:a417edff4437 | 88 | __I uint32_t VMONCAL2; /**< VMON Calibration Register 2 */ |
| mbed_official | 50:a417edff4437 | 89 | uint32_t RESERVED12[3]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 90 | __I uint32_t IDAC0CAL0; /**< IDAC0 Calibration Register 0 */ |
| mbed_official | 50:a417edff4437 | 91 | __I uint32_t IDAC0CAL1; /**< IDAC0 Calibration Register 1 */ |
| mbed_official | 50:a417edff4437 | 92 | uint32_t RESERVED13[2]; /**< Reserved for future use **/ |
| mbed_official | 50:a417edff4437 | 93 | __I uint32_t DCDCLNVCTRL0; /**< DCDC Low-noise VREF Trim Register 0 */ |
| mbed_official | 50:a417edff4437 | 94 | __I uint32_t DCDCLPVCTRL0; /**< DCDC Low-power VREF Trim Register 0 */ |
| mbed_official | 50:a417edff4437 | 95 | __I uint32_t DCDCLPVCTRL1; /**< DCDC Low-power VREF Trim Register 1 */ |
| mbed_official | 50:a417edff4437 | 96 | __I uint32_t DCDCLPVCTRL2; /**< DCDC Low-power VREF Trim Register 2 */ |
| mbed_official | 50:a417edff4437 | 97 | __I uint32_t DCDCLPVCTRL3; /**< DCDC Low-power VREF Trim Register 3 */ |
| mbed_official | 50:a417edff4437 | 98 | __I uint32_t DCDCLPCMPHYSSEL0; /**< DCDC LPCMPHYSSEL Trim Register 0 */ |
| mbed_official | 50:a417edff4437 | 99 | __I uint32_t DCDCLPCMPHYSSEL1; /**< DCDC LPCMPHYSSEL Trim Register 1 */ |
| mbed_official | 50:a417edff4437 | 100 | } DEVINFO_TypeDef; /** @} */ |
| mbed_official | 50:a417edff4437 | 101 | |
| mbed_official | 50:a417edff4437 | 102 | /**************************************************************************//** |
| mbed_official | 50:a417edff4437 | 103 | * @defgroup EFM32PG1B_DEVINFO_BitFields |
| mbed_official | 50:a417edff4437 | 104 | * @{ |
| mbed_official | 50:a417edff4437 | 105 | *****************************************************************************/ |
| mbed_official | 50:a417edff4437 | 106 | |
| mbed_official | 50:a417edff4437 | 107 | /* Bit fields for DEVINFO CAL */ |
| mbed_official | 50:a417edff4437 | 108 | #define _DEVINFO_CAL_MASK 0x00FFFFFFUL /**< Mask for DEVINFO_CAL */ |
| mbed_official | 50:a417edff4437 | 109 | #define _DEVINFO_CAL_CRC_SHIFT 0 /**< Shift value for CRC */ |
| mbed_official | 50:a417edff4437 | 110 | #define _DEVINFO_CAL_CRC_MASK 0xFFFFUL /**< Bit mask for CRC */ |
| mbed_official | 50:a417edff4437 | 111 | #define _DEVINFO_CAL_TEMP_SHIFT 16 /**< Shift value for TEMP */ |
| mbed_official | 50:a417edff4437 | 112 | #define _DEVINFO_CAL_TEMP_MASK 0xFF0000UL /**< Bit mask for TEMP */ |
| mbed_official | 50:a417edff4437 | 113 | |
| mbed_official | 50:a417edff4437 | 114 | /* Bit fields for DEVINFO EUI48L */ |
| mbed_official | 50:a417edff4437 | 115 | #define _DEVINFO_EUI48L_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_EUI48L */ |
| mbed_official | 50:a417edff4437 | 116 | #define _DEVINFO_EUI48L_UNIQUEID_SHIFT 0 /**< Shift value for UNIQUEID */ |
| mbed_official | 50:a417edff4437 | 117 | #define _DEVINFO_EUI48L_UNIQUEID_MASK 0xFFFFFFUL /**< Bit mask for UNIQUEID */ |
| mbed_official | 50:a417edff4437 | 118 | #define _DEVINFO_EUI48L_OUI48L_SHIFT 24 /**< Shift value for OUI48L */ |
| mbed_official | 50:a417edff4437 | 119 | #define _DEVINFO_EUI48L_OUI48L_MASK 0xFF000000UL /**< Bit mask for OUI48L */ |
| mbed_official | 50:a417edff4437 | 120 | |
| mbed_official | 50:a417edff4437 | 121 | /* Bit fields for DEVINFO EUI48H */ |
| mbed_official | 50:a417edff4437 | 122 | #define _DEVINFO_EUI48H_MASK 0x0000FFFFUL /**< Mask for DEVINFO_EUI48H */ |
| mbed_official | 50:a417edff4437 | 123 | #define _DEVINFO_EUI48H_OUI48H_SHIFT 0 /**< Shift value for OUI48H */ |
| mbed_official | 50:a417edff4437 | 124 | #define _DEVINFO_EUI48H_OUI48H_MASK 0xFFFFUL /**< Bit mask for OUI48H */ |
| mbed_official | 50:a417edff4437 | 125 | |
| mbed_official | 50:a417edff4437 | 126 | /* Bit fields for DEVINFO CUSTOMINFO */ |
| mbed_official | 50:a417edff4437 | 127 | #define _DEVINFO_CUSTOMINFO_MASK 0xFFFF0000UL /**< Mask for DEVINFO_CUSTOMINFO */ |
| mbed_official | 50:a417edff4437 | 128 | #define _DEVINFO_CUSTOMINFO_PARTNO_SHIFT 16 /**< Shift value for PARTNO */ |
| mbed_official | 50:a417edff4437 | 129 | #define _DEVINFO_CUSTOMINFO_PARTNO_MASK 0xFFFF0000UL /**< Bit mask for PARTNO */ |
| mbed_official | 50:a417edff4437 | 130 | |
| mbed_official | 50:a417edff4437 | 131 | /* Bit fields for DEVINFO MEMINFO */ |
| mbed_official | 50:a417edff4437 | 132 | #define _DEVINFO_MEMINFO_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 133 | #define _DEVINFO_MEMINFO_TEMPGRADE_SHIFT 0 /**< Shift value for TEMPGRADE */ |
| mbed_official | 50:a417edff4437 | 134 | #define _DEVINFO_MEMINFO_TEMPGRADE_MASK 0xFFUL /**< Bit mask for TEMPGRADE */ |
| mbed_official | 50:a417edff4437 | 135 | #define _DEVINFO_MEMINFO_TEMPGRADE_N40TO85 0x00000000UL /**< Mode N40TO85 for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 136 | #define _DEVINFO_MEMINFO_TEMPGRADE_N40TO125 0x00000001UL /**< Mode N40TO125 for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 137 | #define _DEVINFO_MEMINFO_TEMPGRADE_N40TO105 0x00000002UL /**< Mode N40TO105 for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 138 | #define _DEVINFO_MEMINFO_TEMPGRADE_N0TO70 0x00000003UL /**< Mode N0TO70 for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 139 | #define DEVINFO_MEMINFO_TEMPGRADE_N40TO85 (_DEVINFO_MEMINFO_TEMPGRADE_N40TO85 << 0) /**< Shifted mode N40TO85 for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 140 | #define DEVINFO_MEMINFO_TEMPGRADE_N40TO125 (_DEVINFO_MEMINFO_TEMPGRADE_N40TO125 << 0) /**< Shifted mode N40TO125 for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 141 | #define DEVINFO_MEMINFO_TEMPGRADE_N40TO105 (_DEVINFO_MEMINFO_TEMPGRADE_N40TO105 << 0) /**< Shifted mode N40TO105 for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 142 | #define DEVINFO_MEMINFO_TEMPGRADE_N0TO70 (_DEVINFO_MEMINFO_TEMPGRADE_N0TO70 << 0) /**< Shifted mode N0TO70 for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 143 | #define _DEVINFO_MEMINFO_PKGTYPE_SHIFT 8 /**< Shift value for PKGTYPE */ |
| mbed_official | 50:a417edff4437 | 144 | #define _DEVINFO_MEMINFO_PKGTYPE_MASK 0xFF00UL /**< Bit mask for PKGTYPE */ |
| mbed_official | 50:a417edff4437 | 145 | #define _DEVINFO_MEMINFO_PKGTYPE_WLCSP 0x0000004AUL /**< Mode WLCSP for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 146 | #define _DEVINFO_MEMINFO_PKGTYPE_QFN 0x0000004DUL /**< Mode QFN for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 147 | #define _DEVINFO_MEMINFO_PKGTYPE_QFP 0x00000051UL /**< Mode QFP for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 148 | #define DEVINFO_MEMINFO_PKGTYPE_WLCSP (_DEVINFO_MEMINFO_PKGTYPE_WLCSP << 8) /**< Shifted mode WLCSP for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 149 | #define DEVINFO_MEMINFO_PKGTYPE_QFN (_DEVINFO_MEMINFO_PKGTYPE_QFN << 8) /**< Shifted mode QFN for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 150 | #define DEVINFO_MEMINFO_PKGTYPE_QFP (_DEVINFO_MEMINFO_PKGTYPE_QFP << 8) /**< Shifted mode QFP for DEVINFO_MEMINFO */ |
| mbed_official | 50:a417edff4437 | 151 | #define _DEVINFO_MEMINFO_PINCOUNT_SHIFT 16 /**< Shift value for PINCOUNT */ |
| mbed_official | 50:a417edff4437 | 152 | #define _DEVINFO_MEMINFO_PINCOUNT_MASK 0xFF0000UL /**< Bit mask for PINCOUNT */ |
| mbed_official | 50:a417edff4437 | 153 | #define _DEVINFO_MEMINFO_FLASH_PAGE_SIZE_SHIFT 24 /**< Shift value for FLASH_PAGE_SIZE */ |
| mbed_official | 50:a417edff4437 | 154 | #define _DEVINFO_MEMINFO_FLASH_PAGE_SIZE_MASK 0xFF000000UL /**< Bit mask for FLASH_PAGE_SIZE */ |
| mbed_official | 50:a417edff4437 | 155 | |
| mbed_official | 50:a417edff4437 | 156 | /* Bit fields for DEVINFO UNIQUEL */ |
| mbed_official | 50:a417edff4437 | 157 | #define _DEVINFO_UNIQUEL_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_UNIQUEL */ |
| mbed_official | 50:a417edff4437 | 158 | #define _DEVINFO_UNIQUEL_UNIQUEL_SHIFT 0 /**< Shift value for UNIQUEL */ |
| mbed_official | 50:a417edff4437 | 159 | #define _DEVINFO_UNIQUEL_UNIQUEL_MASK 0xFFFFFFFFUL /**< Bit mask for UNIQUEL */ |
| mbed_official | 50:a417edff4437 | 160 | |
| mbed_official | 50:a417edff4437 | 161 | /* Bit fields for DEVINFO UNIQUEH */ |
| mbed_official | 50:a417edff4437 | 162 | #define _DEVINFO_UNIQUEH_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_UNIQUEH */ |
| mbed_official | 50:a417edff4437 | 163 | #define _DEVINFO_UNIQUEH_UNIQUEH_SHIFT 0 /**< Shift value for UNIQUEH */ |
| mbed_official | 50:a417edff4437 | 164 | #define _DEVINFO_UNIQUEH_UNIQUEH_MASK 0xFFFFFFFFUL /**< Bit mask for UNIQUEH */ |
| mbed_official | 50:a417edff4437 | 165 | |
| mbed_official | 50:a417edff4437 | 166 | /* Bit fields for DEVINFO MSIZE */ |
| mbed_official | 50:a417edff4437 | 167 | #define _DEVINFO_MSIZE_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_MSIZE */ |
| mbed_official | 50:a417edff4437 | 168 | #define _DEVINFO_MSIZE_FLASH_SHIFT 0 /**< Shift value for FLASH */ |
| mbed_official | 50:a417edff4437 | 169 | #define _DEVINFO_MSIZE_FLASH_MASK 0xFFFFUL /**< Bit mask for FLASH */ |
| mbed_official | 50:a417edff4437 | 170 | #define _DEVINFO_MSIZE_SRAM_SHIFT 16 /**< Shift value for SRAM */ |
| mbed_official | 50:a417edff4437 | 171 | #define _DEVINFO_MSIZE_SRAM_MASK 0xFFFF0000UL /**< Bit mask for SRAM */ |
| mbed_official | 50:a417edff4437 | 172 | |
| mbed_official | 50:a417edff4437 | 173 | /* Bit fields for DEVINFO PART */ |
| mbed_official | 50:a417edff4437 | 174 | #define _DEVINFO_PART_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 175 | #define _DEVINFO_PART_DEVICE_NUMBER_SHIFT 0 /**< Shift value for DEVICE_NUMBER */ |
| mbed_official | 50:a417edff4437 | 176 | #define _DEVINFO_PART_DEVICE_NUMBER_MASK 0xFFFFUL /**< Bit mask for DEVICE_NUMBER */ |
| mbed_official | 50:a417edff4437 | 177 | #define _DEVINFO_PART_DEVICE_FAMILY_SHIFT 16 /**< Shift value for DEVICE_FAMILY */ |
| mbed_official | 50:a417edff4437 | 178 | #define _DEVINFO_PART_DEVICE_FAMILY_MASK 0xFF0000UL /**< Bit mask for DEVICE_FAMILY */ |
| mbed_official | 50:a417edff4437 | 179 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32MG1P 0x00000010UL /**< Mode EFR32MG1P for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 180 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32MG1B 0x00000011UL /**< Mode EFR32MG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 181 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32MG1V 0x00000012UL /**< Mode EFR32MG1V for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 182 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32BG1P 0x00000013UL /**< Mode EFR32BG1P for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 183 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32BG1B 0x00000014UL /**< Mode EFR32BG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 184 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32BG1V 0x00000015UL /**< Mode EFR32BG1V for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 185 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32ZG1P 0x00000016UL /**< Mode EFR32ZG1P for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 186 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32ZG1B 0x00000017UL /**< Mode EFR32ZG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 187 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32ZG1V 0x00000018UL /**< Mode EFR32ZG1V for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 188 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32FG1P 0x00000019UL /**< Mode EFR32FG1P for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 189 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32FG1B 0x0000001AUL /**< Mode EFR32FG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 190 | #define _DEVINFO_PART_DEVICE_FAMILY_EFR32FG1V 0x0000001BUL /**< Mode EFR32FG1V for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 191 | #define _DEVINFO_PART_DEVICE_FAMILY_G 0x00000047UL /**< Mode G for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 192 | #define _DEVINFO_PART_DEVICE_FAMILY_EFM32G 0x00000047UL /**< Mode EFM32G for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 193 | #define _DEVINFO_PART_DEVICE_FAMILY_EFM32GG 0x00000048UL /**< Mode EFM32GG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 194 | #define _DEVINFO_PART_DEVICE_FAMILY_GG 0x00000048UL /**< Mode GG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 195 | #define _DEVINFO_PART_DEVICE_FAMILY_TG 0x00000049UL /**< Mode TG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 196 | #define _DEVINFO_PART_DEVICE_FAMILY_EFM32TG 0x00000049UL /**< Mode EFM32TG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 197 | #define _DEVINFO_PART_DEVICE_FAMILY_EFM32LG 0x0000004AUL /**< Mode EFM32LG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 198 | #define _DEVINFO_PART_DEVICE_FAMILY_LG 0x0000004AUL /**< Mode LG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 199 | #define _DEVINFO_PART_DEVICE_FAMILY_EFM32WG 0x0000004BUL /**< Mode EFM32WG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 200 | #define _DEVINFO_PART_DEVICE_FAMILY_WG 0x0000004BUL /**< Mode WG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 201 | #define _DEVINFO_PART_DEVICE_FAMILY_ZG 0x0000004CUL /**< Mode ZG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 202 | #define _DEVINFO_PART_DEVICE_FAMILY_EFM32ZG 0x0000004CUL /**< Mode EFM32ZG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 203 | #define _DEVINFO_PART_DEVICE_FAMILY_HG 0x0000004DUL /**< Mode HG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 204 | #define _DEVINFO_PART_DEVICE_FAMILY_EFM32HG 0x0000004DUL /**< Mode EFM32HG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 205 | #define _DEVINFO_PART_DEVICE_FAMILY_EFM32PG1B 0x00000051UL /**< Mode EFM32PG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 206 | #define _DEVINFO_PART_DEVICE_FAMILY_EFM32JG1B 0x00000053UL /**< Mode EFM32JG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 207 | #define _DEVINFO_PART_DEVICE_FAMILY_EZR32LG 0x00000078UL /**< Mode EZR32LG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 208 | #define _DEVINFO_PART_DEVICE_FAMILY_EZR32WG 0x00000079UL /**< Mode EZR32WG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 209 | #define _DEVINFO_PART_DEVICE_FAMILY_EZR32HG 0x0000007AUL /**< Mode EZR32HG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 210 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32MG1P (_DEVINFO_PART_DEVICE_FAMILY_EFR32MG1P << 16) /**< Shifted mode EFR32MG1P for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 211 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32MG1B (_DEVINFO_PART_DEVICE_FAMILY_EFR32MG1B << 16) /**< Shifted mode EFR32MG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 212 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32MG1V (_DEVINFO_PART_DEVICE_FAMILY_EFR32MG1V << 16) /**< Shifted mode EFR32MG1V for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 213 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32BG1P (_DEVINFO_PART_DEVICE_FAMILY_EFR32BG1P << 16) /**< Shifted mode EFR32BG1P for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 214 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32BG1B (_DEVINFO_PART_DEVICE_FAMILY_EFR32BG1B << 16) /**< Shifted mode EFR32BG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 215 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32BG1V (_DEVINFO_PART_DEVICE_FAMILY_EFR32BG1V << 16) /**< Shifted mode EFR32BG1V for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 216 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32ZG1P (_DEVINFO_PART_DEVICE_FAMILY_EFR32ZG1P << 16) /**< Shifted mode EFR32ZG1P for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 217 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32ZG1B (_DEVINFO_PART_DEVICE_FAMILY_EFR32ZG1B << 16) /**< Shifted mode EFR32ZG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 218 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32ZG1V (_DEVINFO_PART_DEVICE_FAMILY_EFR32ZG1V << 16) /**< Shifted mode EFR32ZG1V for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 219 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32FG1P (_DEVINFO_PART_DEVICE_FAMILY_EFR32FG1P << 16) /**< Shifted mode EFR32FG1P for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 220 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32FG1B (_DEVINFO_PART_DEVICE_FAMILY_EFR32FG1B << 16) /**< Shifted mode EFR32FG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 221 | #define DEVINFO_PART_DEVICE_FAMILY_EFR32FG1V (_DEVINFO_PART_DEVICE_FAMILY_EFR32FG1V << 16) /**< Shifted mode EFR32FG1V for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 222 | #define DEVINFO_PART_DEVICE_FAMILY_G (_DEVINFO_PART_DEVICE_FAMILY_G << 16) /**< Shifted mode G for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 223 | #define DEVINFO_PART_DEVICE_FAMILY_EFM32G (_DEVINFO_PART_DEVICE_FAMILY_EFM32G << 16) /**< Shifted mode EFM32G for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 224 | #define DEVINFO_PART_DEVICE_FAMILY_EFM32GG (_DEVINFO_PART_DEVICE_FAMILY_EFM32GG << 16) /**< Shifted mode EFM32GG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 225 | #define DEVINFO_PART_DEVICE_FAMILY_GG (_DEVINFO_PART_DEVICE_FAMILY_GG << 16) /**< Shifted mode GG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 226 | #define DEVINFO_PART_DEVICE_FAMILY_TG (_DEVINFO_PART_DEVICE_FAMILY_TG << 16) /**< Shifted mode TG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 227 | #define DEVINFO_PART_DEVICE_FAMILY_EFM32TG (_DEVINFO_PART_DEVICE_FAMILY_EFM32TG << 16) /**< Shifted mode EFM32TG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 228 | #define DEVINFO_PART_DEVICE_FAMILY_EFM32LG (_DEVINFO_PART_DEVICE_FAMILY_EFM32LG << 16) /**< Shifted mode EFM32LG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 229 | #define DEVINFO_PART_DEVICE_FAMILY_LG (_DEVINFO_PART_DEVICE_FAMILY_LG << 16) /**< Shifted mode LG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 230 | #define DEVINFO_PART_DEVICE_FAMILY_EFM32WG (_DEVINFO_PART_DEVICE_FAMILY_EFM32WG << 16) /**< Shifted mode EFM32WG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 231 | #define DEVINFO_PART_DEVICE_FAMILY_WG (_DEVINFO_PART_DEVICE_FAMILY_WG << 16) /**< Shifted mode WG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 232 | #define DEVINFO_PART_DEVICE_FAMILY_ZG (_DEVINFO_PART_DEVICE_FAMILY_ZG << 16) /**< Shifted mode ZG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 233 | #define DEVINFO_PART_DEVICE_FAMILY_EFM32ZG (_DEVINFO_PART_DEVICE_FAMILY_EFM32ZG << 16) /**< Shifted mode EFM32ZG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 234 | #define DEVINFO_PART_DEVICE_FAMILY_HG (_DEVINFO_PART_DEVICE_FAMILY_HG << 16) /**< Shifted mode HG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 235 | #define DEVINFO_PART_DEVICE_FAMILY_EFM32HG (_DEVINFO_PART_DEVICE_FAMILY_EFM32HG << 16) /**< Shifted mode EFM32HG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 236 | #define DEVINFO_PART_DEVICE_FAMILY_EFM32PG1B (_DEVINFO_PART_DEVICE_FAMILY_EFM32PG1B << 16) /**< Shifted mode EFM32PG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 237 | #define DEVINFO_PART_DEVICE_FAMILY_EFM32JG1B (_DEVINFO_PART_DEVICE_FAMILY_EFM32JG1B << 16) /**< Shifted mode EFM32JG1B for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 238 | #define DEVINFO_PART_DEVICE_FAMILY_EZR32LG (_DEVINFO_PART_DEVICE_FAMILY_EZR32LG << 16) /**< Shifted mode EZR32LG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 239 | #define DEVINFO_PART_DEVICE_FAMILY_EZR32WG (_DEVINFO_PART_DEVICE_FAMILY_EZR32WG << 16) /**< Shifted mode EZR32WG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 240 | #define DEVINFO_PART_DEVICE_FAMILY_EZR32HG (_DEVINFO_PART_DEVICE_FAMILY_EZR32HG << 16) /**< Shifted mode EZR32HG for DEVINFO_PART */ |
| mbed_official | 50:a417edff4437 | 241 | #define _DEVINFO_PART_PROD_REV_SHIFT 24 /**< Shift value for PROD_REV */ |
| mbed_official | 50:a417edff4437 | 242 | #define _DEVINFO_PART_PROD_REV_MASK 0xFF000000UL /**< Bit mask for PROD_REV */ |
| mbed_official | 50:a417edff4437 | 243 | |
| mbed_official | 50:a417edff4437 | 244 | /* Bit fields for DEVINFO DEVINFOREV */ |
| mbed_official | 50:a417edff4437 | 245 | #define _DEVINFO_DEVINFOREV_MASK 0x000000FFUL /**< Mask for DEVINFO_DEVINFOREV */ |
| mbed_official | 50:a417edff4437 | 246 | #define _DEVINFO_DEVINFOREV_DEVINFOREV_SHIFT 0 /**< Shift value for DEVINFOREV */ |
| mbed_official | 50:a417edff4437 | 247 | #define _DEVINFO_DEVINFOREV_DEVINFOREV_MASK 0xFFUL /**< Bit mask for DEVINFOREV */ |
| mbed_official | 50:a417edff4437 | 248 | |
| mbed_official | 50:a417edff4437 | 249 | /* Bit fields for DEVINFO EMUTEMP */ |
| mbed_official | 50:a417edff4437 | 250 | #define _DEVINFO_EMUTEMP_MASK 0x000000FFUL /**< Mask for DEVINFO_EMUTEMP */ |
| mbed_official | 50:a417edff4437 | 251 | #define _DEVINFO_EMUTEMP_EMUTEMPROOM_SHIFT 0 /**< Shift value for EMUTEMPROOM */ |
| mbed_official | 50:a417edff4437 | 252 | #define _DEVINFO_EMUTEMP_EMUTEMPROOM_MASK 0xFFUL /**< Bit mask for EMUTEMPROOM */ |
| mbed_official | 50:a417edff4437 | 253 | |
| mbed_official | 50:a417edff4437 | 254 | /* Bit fields for DEVINFO ADC0CAL0 */ |
| mbed_official | 50:a417edff4437 | 255 | #define _DEVINFO_ADC0CAL0_MASK 0x7FFF7FFFUL /**< Mask for DEVINFO_ADC0CAL0 */ |
| mbed_official | 50:a417edff4437 | 256 | #define _DEVINFO_ADC0CAL0_OFFSET1V25_SHIFT 0 /**< Shift value for OFFSET1V25 */ |
| mbed_official | 50:a417edff4437 | 257 | #define _DEVINFO_ADC0CAL0_OFFSET1V25_MASK 0xFUL /**< Bit mask for OFFSET1V25 */ |
| mbed_official | 50:a417edff4437 | 258 | #define _DEVINFO_ADC0CAL0_NEGSEOFFSET1V25_SHIFT 4 /**< Shift value for NEGSEOFFSET1V25 */ |
| mbed_official | 50:a417edff4437 | 259 | #define _DEVINFO_ADC0CAL0_NEGSEOFFSET1V25_MASK 0xF0UL /**< Bit mask for NEGSEOFFSET1V25 */ |
| mbed_official | 50:a417edff4437 | 260 | #define _DEVINFO_ADC0CAL0_GAIN1V25_SHIFT 8 /**< Shift value for GAIN1V25 */ |
| mbed_official | 50:a417edff4437 | 261 | #define _DEVINFO_ADC0CAL0_GAIN1V25_MASK 0x7F00UL /**< Bit mask for GAIN1V25 */ |
| mbed_official | 50:a417edff4437 | 262 | #define _DEVINFO_ADC0CAL0_OFFSET2V5_SHIFT 16 /**< Shift value for OFFSET2V5 */ |
| mbed_official | 50:a417edff4437 | 263 | #define _DEVINFO_ADC0CAL0_OFFSET2V5_MASK 0xF0000UL /**< Bit mask for OFFSET2V5 */ |
| mbed_official | 50:a417edff4437 | 264 | #define _DEVINFO_ADC0CAL0_NEGSEOFFSET2V5_SHIFT 20 /**< Shift value for NEGSEOFFSET2V5 */ |
| mbed_official | 50:a417edff4437 | 265 | #define _DEVINFO_ADC0CAL0_NEGSEOFFSET2V5_MASK 0xF00000UL /**< Bit mask for NEGSEOFFSET2V5 */ |
| mbed_official | 50:a417edff4437 | 266 | #define _DEVINFO_ADC0CAL0_GAIN2V5_SHIFT 24 /**< Shift value for GAIN2V5 */ |
| mbed_official | 50:a417edff4437 | 267 | #define _DEVINFO_ADC0CAL0_GAIN2V5_MASK 0x7F000000UL /**< Bit mask for GAIN2V5 */ |
| mbed_official | 50:a417edff4437 | 268 | |
| mbed_official | 50:a417edff4437 | 269 | /* Bit fields for DEVINFO ADC0CAL1 */ |
| mbed_official | 50:a417edff4437 | 270 | #define _DEVINFO_ADC0CAL1_MASK 0x7FFF7FFFUL /**< Mask for DEVINFO_ADC0CAL1 */ |
| mbed_official | 50:a417edff4437 | 271 | #define _DEVINFO_ADC0CAL1_OFFSETVDD_SHIFT 0 /**< Shift value for OFFSETVDD */ |
| mbed_official | 50:a417edff4437 | 272 | #define _DEVINFO_ADC0CAL1_OFFSETVDD_MASK 0xFUL /**< Bit mask for OFFSETVDD */ |
| mbed_official | 50:a417edff4437 | 273 | #define _DEVINFO_ADC0CAL1_NEGSEOFFSETVDD_SHIFT 4 /**< Shift value for NEGSEOFFSETVDD */ |
| mbed_official | 50:a417edff4437 | 274 | #define _DEVINFO_ADC0CAL1_NEGSEOFFSETVDD_MASK 0xF0UL /**< Bit mask for NEGSEOFFSETVDD */ |
| mbed_official | 50:a417edff4437 | 275 | #define _DEVINFO_ADC0CAL1_GAINVDD_SHIFT 8 /**< Shift value for GAINVDD */ |
| mbed_official | 50:a417edff4437 | 276 | #define _DEVINFO_ADC0CAL1_GAINVDD_MASK 0x7F00UL /**< Bit mask for GAINVDD */ |
| mbed_official | 50:a417edff4437 | 277 | #define _DEVINFO_ADC0CAL1_OFFSET5VDIFF_SHIFT 16 /**< Shift value for OFFSET5VDIFF */ |
| mbed_official | 50:a417edff4437 | 278 | #define _DEVINFO_ADC0CAL1_OFFSET5VDIFF_MASK 0xF0000UL /**< Bit mask for OFFSET5VDIFF */ |
| mbed_official | 50:a417edff4437 | 279 | #define _DEVINFO_ADC0CAL1_NEGSEOFFSET5VDIFF_SHIFT 20 /**< Shift value for NEGSEOFFSET5VDIFF */ |
| mbed_official | 50:a417edff4437 | 280 | #define _DEVINFO_ADC0CAL1_NEGSEOFFSET5VDIFF_MASK 0xF00000UL /**< Bit mask for NEGSEOFFSET5VDIFF */ |
| mbed_official | 50:a417edff4437 | 281 | #define _DEVINFO_ADC0CAL1_GAIN5VDIFF_SHIFT 24 /**< Shift value for GAIN5VDIFF */ |
| mbed_official | 50:a417edff4437 | 282 | #define _DEVINFO_ADC0CAL1_GAIN5VDIFF_MASK 0x7F000000UL /**< Bit mask for GAIN5VDIFF */ |
| mbed_official | 50:a417edff4437 | 283 | |
| mbed_official | 50:a417edff4437 | 284 | /* Bit fields for DEVINFO ADC0CAL2 */ |
| mbed_official | 50:a417edff4437 | 285 | #define _DEVINFO_ADC0CAL2_MASK 0x000000FFUL /**< Mask for DEVINFO_ADC0CAL2 */ |
| mbed_official | 50:a417edff4437 | 286 | #define _DEVINFO_ADC0CAL2_OFFSET2XVDD_SHIFT 0 /**< Shift value for OFFSET2XVDD */ |
| mbed_official | 50:a417edff4437 | 287 | #define _DEVINFO_ADC0CAL2_OFFSET2XVDD_MASK 0xFUL /**< Bit mask for OFFSET2XVDD */ |
| mbed_official | 50:a417edff4437 | 288 | #define _DEVINFO_ADC0CAL2_NEGSEOFFSET2XVDD_SHIFT 4 /**< Shift value for NEGSEOFFSET2XVDD */ |
| mbed_official | 50:a417edff4437 | 289 | #define _DEVINFO_ADC0CAL2_NEGSEOFFSET2XVDD_MASK 0xF0UL /**< Bit mask for NEGSEOFFSET2XVDD */ |
| mbed_official | 50:a417edff4437 | 290 | |
| mbed_official | 50:a417edff4437 | 291 | /* Bit fields for DEVINFO ADC0CAL3 */ |
| mbed_official | 50:a417edff4437 | 292 | #define _DEVINFO_ADC0CAL3_MASK 0x0000FFF0UL /**< Mask for DEVINFO_ADC0CAL3 */ |
| mbed_official | 50:a417edff4437 | 293 | #define _DEVINFO_ADC0CAL3_TEMPREAD1V25_SHIFT 4 /**< Shift value for TEMPREAD1V25 */ |
| mbed_official | 50:a417edff4437 | 294 | #define _DEVINFO_ADC0CAL3_TEMPREAD1V25_MASK 0xFFF0UL /**< Bit mask for TEMPREAD1V25 */ |
| mbed_official | 50:a417edff4437 | 295 | |
| mbed_official | 50:a417edff4437 | 296 | /* Bit fields for DEVINFO HFRCOCAL0 */ |
| mbed_official | 50:a417edff4437 | 297 | #define _DEVINFO_HFRCOCAL0_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_HFRCOCAL0 */ |
| mbed_official | 50:a417edff4437 | 298 | #define _DEVINFO_HFRCOCAL0_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 299 | #define _DEVINFO_HFRCOCAL0_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 300 | #define _DEVINFO_HFRCOCAL0_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 301 | #define _DEVINFO_HFRCOCAL0_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 302 | #define _DEVINFO_HFRCOCAL0_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 303 | #define _DEVINFO_HFRCOCAL0_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 304 | #define _DEVINFO_HFRCOCAL0_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 305 | #define _DEVINFO_HFRCOCAL0_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 306 | #define _DEVINFO_HFRCOCAL0_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 307 | #define _DEVINFO_HFRCOCAL0_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 308 | #define _DEVINFO_HFRCOCAL0_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 309 | #define _DEVINFO_HFRCOCAL0_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 310 | #define _DEVINFO_HFRCOCAL0_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 311 | #define _DEVINFO_HFRCOCAL0_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 312 | #define _DEVINFO_HFRCOCAL0_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 313 | #define _DEVINFO_HFRCOCAL0_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 314 | |
| mbed_official | 50:a417edff4437 | 315 | /* Bit fields for DEVINFO HFRCOCAL3 */ |
| mbed_official | 50:a417edff4437 | 316 | #define _DEVINFO_HFRCOCAL3_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_HFRCOCAL3 */ |
| mbed_official | 50:a417edff4437 | 317 | #define _DEVINFO_HFRCOCAL3_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 318 | #define _DEVINFO_HFRCOCAL3_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 319 | #define _DEVINFO_HFRCOCAL3_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 320 | #define _DEVINFO_HFRCOCAL3_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 321 | #define _DEVINFO_HFRCOCAL3_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 322 | #define _DEVINFO_HFRCOCAL3_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 323 | #define _DEVINFO_HFRCOCAL3_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 324 | #define _DEVINFO_HFRCOCAL3_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 325 | #define _DEVINFO_HFRCOCAL3_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 326 | #define _DEVINFO_HFRCOCAL3_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 327 | #define _DEVINFO_HFRCOCAL3_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 328 | #define _DEVINFO_HFRCOCAL3_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 329 | #define _DEVINFO_HFRCOCAL3_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 330 | #define _DEVINFO_HFRCOCAL3_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 331 | #define _DEVINFO_HFRCOCAL3_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 332 | #define _DEVINFO_HFRCOCAL3_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 333 | |
| mbed_official | 50:a417edff4437 | 334 | /* Bit fields for DEVINFO HFRCOCAL6 */ |
| mbed_official | 50:a417edff4437 | 335 | #define _DEVINFO_HFRCOCAL6_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_HFRCOCAL6 */ |
| mbed_official | 50:a417edff4437 | 336 | #define _DEVINFO_HFRCOCAL6_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 337 | #define _DEVINFO_HFRCOCAL6_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 338 | #define _DEVINFO_HFRCOCAL6_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 339 | #define _DEVINFO_HFRCOCAL6_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 340 | #define _DEVINFO_HFRCOCAL6_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 341 | #define _DEVINFO_HFRCOCAL6_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 342 | #define _DEVINFO_HFRCOCAL6_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 343 | #define _DEVINFO_HFRCOCAL6_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 344 | #define _DEVINFO_HFRCOCAL6_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 345 | #define _DEVINFO_HFRCOCAL6_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 346 | #define _DEVINFO_HFRCOCAL6_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 347 | #define _DEVINFO_HFRCOCAL6_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 348 | #define _DEVINFO_HFRCOCAL6_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 349 | #define _DEVINFO_HFRCOCAL6_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 350 | #define _DEVINFO_HFRCOCAL6_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 351 | #define _DEVINFO_HFRCOCAL6_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 352 | |
| mbed_official | 50:a417edff4437 | 353 | /* Bit fields for DEVINFO HFRCOCAL7 */ |
| mbed_official | 50:a417edff4437 | 354 | #define _DEVINFO_HFRCOCAL7_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_HFRCOCAL7 */ |
| mbed_official | 50:a417edff4437 | 355 | #define _DEVINFO_HFRCOCAL7_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 356 | #define _DEVINFO_HFRCOCAL7_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 357 | #define _DEVINFO_HFRCOCAL7_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 358 | #define _DEVINFO_HFRCOCAL7_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 359 | #define _DEVINFO_HFRCOCAL7_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 360 | #define _DEVINFO_HFRCOCAL7_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 361 | #define _DEVINFO_HFRCOCAL7_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 362 | #define _DEVINFO_HFRCOCAL7_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 363 | #define _DEVINFO_HFRCOCAL7_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 364 | #define _DEVINFO_HFRCOCAL7_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 365 | #define _DEVINFO_HFRCOCAL7_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 366 | #define _DEVINFO_HFRCOCAL7_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 367 | #define _DEVINFO_HFRCOCAL7_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 368 | #define _DEVINFO_HFRCOCAL7_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 369 | #define _DEVINFO_HFRCOCAL7_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 370 | #define _DEVINFO_HFRCOCAL7_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 371 | |
| mbed_official | 50:a417edff4437 | 372 | /* Bit fields for DEVINFO HFRCOCAL8 */ |
| mbed_official | 50:a417edff4437 | 373 | #define _DEVINFO_HFRCOCAL8_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_HFRCOCAL8 */ |
| mbed_official | 50:a417edff4437 | 374 | #define _DEVINFO_HFRCOCAL8_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 375 | #define _DEVINFO_HFRCOCAL8_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 376 | #define _DEVINFO_HFRCOCAL8_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 377 | #define _DEVINFO_HFRCOCAL8_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 378 | #define _DEVINFO_HFRCOCAL8_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 379 | #define _DEVINFO_HFRCOCAL8_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 380 | #define _DEVINFO_HFRCOCAL8_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 381 | #define _DEVINFO_HFRCOCAL8_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 382 | #define _DEVINFO_HFRCOCAL8_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 383 | #define _DEVINFO_HFRCOCAL8_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 384 | #define _DEVINFO_HFRCOCAL8_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 385 | #define _DEVINFO_HFRCOCAL8_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 386 | #define _DEVINFO_HFRCOCAL8_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 387 | #define _DEVINFO_HFRCOCAL8_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 388 | #define _DEVINFO_HFRCOCAL8_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 389 | #define _DEVINFO_HFRCOCAL8_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 390 | |
| mbed_official | 50:a417edff4437 | 391 | /* Bit fields for DEVINFO HFRCOCAL10 */ |
| mbed_official | 50:a417edff4437 | 392 | #define _DEVINFO_HFRCOCAL10_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_HFRCOCAL10 */ |
| mbed_official | 50:a417edff4437 | 393 | #define _DEVINFO_HFRCOCAL10_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 394 | #define _DEVINFO_HFRCOCAL10_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 395 | #define _DEVINFO_HFRCOCAL10_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 396 | #define _DEVINFO_HFRCOCAL10_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 397 | #define _DEVINFO_HFRCOCAL10_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 398 | #define _DEVINFO_HFRCOCAL10_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 399 | #define _DEVINFO_HFRCOCAL10_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 400 | #define _DEVINFO_HFRCOCAL10_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 401 | #define _DEVINFO_HFRCOCAL10_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 402 | #define _DEVINFO_HFRCOCAL10_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 403 | #define _DEVINFO_HFRCOCAL10_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 404 | #define _DEVINFO_HFRCOCAL10_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 405 | #define _DEVINFO_HFRCOCAL10_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 406 | #define _DEVINFO_HFRCOCAL10_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 407 | #define _DEVINFO_HFRCOCAL10_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 408 | #define _DEVINFO_HFRCOCAL10_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 409 | |
| mbed_official | 50:a417edff4437 | 410 | /* Bit fields for DEVINFO HFRCOCAL11 */ |
| mbed_official | 50:a417edff4437 | 411 | #define _DEVINFO_HFRCOCAL11_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_HFRCOCAL11 */ |
| mbed_official | 50:a417edff4437 | 412 | #define _DEVINFO_HFRCOCAL11_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 413 | #define _DEVINFO_HFRCOCAL11_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 414 | #define _DEVINFO_HFRCOCAL11_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 415 | #define _DEVINFO_HFRCOCAL11_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 416 | #define _DEVINFO_HFRCOCAL11_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 417 | #define _DEVINFO_HFRCOCAL11_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 418 | #define _DEVINFO_HFRCOCAL11_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 419 | #define _DEVINFO_HFRCOCAL11_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 420 | #define _DEVINFO_HFRCOCAL11_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 421 | #define _DEVINFO_HFRCOCAL11_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 422 | #define _DEVINFO_HFRCOCAL11_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 423 | #define _DEVINFO_HFRCOCAL11_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 424 | #define _DEVINFO_HFRCOCAL11_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 425 | #define _DEVINFO_HFRCOCAL11_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 426 | #define _DEVINFO_HFRCOCAL11_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 427 | #define _DEVINFO_HFRCOCAL11_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 428 | |
| mbed_official | 50:a417edff4437 | 429 | /* Bit fields for DEVINFO HFRCOCAL12 */ |
| mbed_official | 50:a417edff4437 | 430 | #define _DEVINFO_HFRCOCAL12_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_HFRCOCAL12 */ |
| mbed_official | 50:a417edff4437 | 431 | #define _DEVINFO_HFRCOCAL12_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 432 | #define _DEVINFO_HFRCOCAL12_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 433 | #define _DEVINFO_HFRCOCAL12_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 434 | #define _DEVINFO_HFRCOCAL12_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 435 | #define _DEVINFO_HFRCOCAL12_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 436 | #define _DEVINFO_HFRCOCAL12_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 437 | #define _DEVINFO_HFRCOCAL12_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 438 | #define _DEVINFO_HFRCOCAL12_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 439 | #define _DEVINFO_HFRCOCAL12_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 440 | #define _DEVINFO_HFRCOCAL12_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 441 | #define _DEVINFO_HFRCOCAL12_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 442 | #define _DEVINFO_HFRCOCAL12_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 443 | #define _DEVINFO_HFRCOCAL12_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 444 | #define _DEVINFO_HFRCOCAL12_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 445 | #define _DEVINFO_HFRCOCAL12_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 446 | #define _DEVINFO_HFRCOCAL12_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 447 | |
| mbed_official | 50:a417edff4437 | 448 | /* Bit fields for DEVINFO AUXHFRCOCAL0 */ |
| mbed_official | 50:a417edff4437 | 449 | #define _DEVINFO_AUXHFRCOCAL0_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_AUXHFRCOCAL0 */ |
| mbed_official | 50:a417edff4437 | 450 | #define _DEVINFO_AUXHFRCOCAL0_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 451 | #define _DEVINFO_AUXHFRCOCAL0_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 452 | #define _DEVINFO_AUXHFRCOCAL0_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 453 | #define _DEVINFO_AUXHFRCOCAL0_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 454 | #define _DEVINFO_AUXHFRCOCAL0_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 455 | #define _DEVINFO_AUXHFRCOCAL0_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 456 | #define _DEVINFO_AUXHFRCOCAL0_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 457 | #define _DEVINFO_AUXHFRCOCAL0_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 458 | #define _DEVINFO_AUXHFRCOCAL0_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 459 | #define _DEVINFO_AUXHFRCOCAL0_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 460 | #define _DEVINFO_AUXHFRCOCAL0_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 461 | #define _DEVINFO_AUXHFRCOCAL0_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 462 | #define _DEVINFO_AUXHFRCOCAL0_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 463 | #define _DEVINFO_AUXHFRCOCAL0_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 464 | #define _DEVINFO_AUXHFRCOCAL0_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 465 | #define _DEVINFO_AUXHFRCOCAL0_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 466 | |
| mbed_official | 50:a417edff4437 | 467 | /* Bit fields for DEVINFO AUXHFRCOCAL3 */ |
| mbed_official | 50:a417edff4437 | 468 | #define _DEVINFO_AUXHFRCOCAL3_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_AUXHFRCOCAL3 */ |
| mbed_official | 50:a417edff4437 | 469 | #define _DEVINFO_AUXHFRCOCAL3_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 470 | #define _DEVINFO_AUXHFRCOCAL3_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 471 | #define _DEVINFO_AUXHFRCOCAL3_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 472 | #define _DEVINFO_AUXHFRCOCAL3_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 473 | #define _DEVINFO_AUXHFRCOCAL3_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 474 | #define _DEVINFO_AUXHFRCOCAL3_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 475 | #define _DEVINFO_AUXHFRCOCAL3_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 476 | #define _DEVINFO_AUXHFRCOCAL3_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 477 | #define _DEVINFO_AUXHFRCOCAL3_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 478 | #define _DEVINFO_AUXHFRCOCAL3_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 479 | #define _DEVINFO_AUXHFRCOCAL3_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 480 | #define _DEVINFO_AUXHFRCOCAL3_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 481 | #define _DEVINFO_AUXHFRCOCAL3_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 482 | #define _DEVINFO_AUXHFRCOCAL3_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 483 | #define _DEVINFO_AUXHFRCOCAL3_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 484 | #define _DEVINFO_AUXHFRCOCAL3_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 485 | |
| mbed_official | 50:a417edff4437 | 486 | /* Bit fields for DEVINFO AUXHFRCOCAL6 */ |
| mbed_official | 50:a417edff4437 | 487 | #define _DEVINFO_AUXHFRCOCAL6_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_AUXHFRCOCAL6 */ |
| mbed_official | 50:a417edff4437 | 488 | #define _DEVINFO_AUXHFRCOCAL6_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 489 | #define _DEVINFO_AUXHFRCOCAL6_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 490 | #define _DEVINFO_AUXHFRCOCAL6_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 491 | #define _DEVINFO_AUXHFRCOCAL6_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 492 | #define _DEVINFO_AUXHFRCOCAL6_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 493 | #define _DEVINFO_AUXHFRCOCAL6_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 494 | #define _DEVINFO_AUXHFRCOCAL6_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 495 | #define _DEVINFO_AUXHFRCOCAL6_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 496 | #define _DEVINFO_AUXHFRCOCAL6_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 497 | #define _DEVINFO_AUXHFRCOCAL6_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 498 | #define _DEVINFO_AUXHFRCOCAL6_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 499 | #define _DEVINFO_AUXHFRCOCAL6_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 500 | #define _DEVINFO_AUXHFRCOCAL6_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 501 | #define _DEVINFO_AUXHFRCOCAL6_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 502 | #define _DEVINFO_AUXHFRCOCAL6_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 503 | #define _DEVINFO_AUXHFRCOCAL6_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 504 | |
| mbed_official | 50:a417edff4437 | 505 | /* Bit fields for DEVINFO AUXHFRCOCAL7 */ |
| mbed_official | 50:a417edff4437 | 506 | #define _DEVINFO_AUXHFRCOCAL7_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_AUXHFRCOCAL7 */ |
| mbed_official | 50:a417edff4437 | 507 | #define _DEVINFO_AUXHFRCOCAL7_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 508 | #define _DEVINFO_AUXHFRCOCAL7_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 509 | #define _DEVINFO_AUXHFRCOCAL7_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 510 | #define _DEVINFO_AUXHFRCOCAL7_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 511 | #define _DEVINFO_AUXHFRCOCAL7_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 512 | #define _DEVINFO_AUXHFRCOCAL7_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 513 | #define _DEVINFO_AUXHFRCOCAL7_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 514 | #define _DEVINFO_AUXHFRCOCAL7_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 515 | #define _DEVINFO_AUXHFRCOCAL7_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 516 | #define _DEVINFO_AUXHFRCOCAL7_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 517 | #define _DEVINFO_AUXHFRCOCAL7_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 518 | #define _DEVINFO_AUXHFRCOCAL7_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 519 | #define _DEVINFO_AUXHFRCOCAL7_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 520 | #define _DEVINFO_AUXHFRCOCAL7_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 521 | #define _DEVINFO_AUXHFRCOCAL7_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 522 | #define _DEVINFO_AUXHFRCOCAL7_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 523 | |
| mbed_official | 50:a417edff4437 | 524 | /* Bit fields for DEVINFO AUXHFRCOCAL8 */ |
| mbed_official | 50:a417edff4437 | 525 | #define _DEVINFO_AUXHFRCOCAL8_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_AUXHFRCOCAL8 */ |
| mbed_official | 50:a417edff4437 | 526 | #define _DEVINFO_AUXHFRCOCAL8_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 527 | #define _DEVINFO_AUXHFRCOCAL8_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 528 | #define _DEVINFO_AUXHFRCOCAL8_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 529 | #define _DEVINFO_AUXHFRCOCAL8_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 530 | #define _DEVINFO_AUXHFRCOCAL8_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 531 | #define _DEVINFO_AUXHFRCOCAL8_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 532 | #define _DEVINFO_AUXHFRCOCAL8_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 533 | #define _DEVINFO_AUXHFRCOCAL8_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 534 | #define _DEVINFO_AUXHFRCOCAL8_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 535 | #define _DEVINFO_AUXHFRCOCAL8_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 536 | #define _DEVINFO_AUXHFRCOCAL8_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 537 | #define _DEVINFO_AUXHFRCOCAL8_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 538 | #define _DEVINFO_AUXHFRCOCAL8_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 539 | #define _DEVINFO_AUXHFRCOCAL8_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 540 | #define _DEVINFO_AUXHFRCOCAL8_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 541 | #define _DEVINFO_AUXHFRCOCAL8_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 542 | |
| mbed_official | 50:a417edff4437 | 543 | /* Bit fields for DEVINFO AUXHFRCOCAL10 */ |
| mbed_official | 50:a417edff4437 | 544 | #define _DEVINFO_AUXHFRCOCAL10_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_AUXHFRCOCAL10 */ |
| mbed_official | 50:a417edff4437 | 545 | #define _DEVINFO_AUXHFRCOCAL10_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 546 | #define _DEVINFO_AUXHFRCOCAL10_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 547 | #define _DEVINFO_AUXHFRCOCAL10_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 548 | #define _DEVINFO_AUXHFRCOCAL10_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 549 | #define _DEVINFO_AUXHFRCOCAL10_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 550 | #define _DEVINFO_AUXHFRCOCAL10_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 551 | #define _DEVINFO_AUXHFRCOCAL10_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 552 | #define _DEVINFO_AUXHFRCOCAL10_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 553 | #define _DEVINFO_AUXHFRCOCAL10_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 554 | #define _DEVINFO_AUXHFRCOCAL10_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 555 | #define _DEVINFO_AUXHFRCOCAL10_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 556 | #define _DEVINFO_AUXHFRCOCAL10_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 557 | #define _DEVINFO_AUXHFRCOCAL10_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 558 | #define _DEVINFO_AUXHFRCOCAL10_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 559 | #define _DEVINFO_AUXHFRCOCAL10_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 560 | #define _DEVINFO_AUXHFRCOCAL10_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 561 | |
| mbed_official | 50:a417edff4437 | 562 | /* Bit fields for DEVINFO AUXHFRCOCAL11 */ |
| mbed_official | 50:a417edff4437 | 563 | #define _DEVINFO_AUXHFRCOCAL11_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_AUXHFRCOCAL11 */ |
| mbed_official | 50:a417edff4437 | 564 | #define _DEVINFO_AUXHFRCOCAL11_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 565 | #define _DEVINFO_AUXHFRCOCAL11_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 566 | #define _DEVINFO_AUXHFRCOCAL11_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 567 | #define _DEVINFO_AUXHFRCOCAL11_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 568 | #define _DEVINFO_AUXHFRCOCAL11_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 569 | #define _DEVINFO_AUXHFRCOCAL11_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 570 | #define _DEVINFO_AUXHFRCOCAL11_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 571 | #define _DEVINFO_AUXHFRCOCAL11_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 572 | #define _DEVINFO_AUXHFRCOCAL11_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 573 | #define _DEVINFO_AUXHFRCOCAL11_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 574 | #define _DEVINFO_AUXHFRCOCAL11_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 575 | #define _DEVINFO_AUXHFRCOCAL11_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 576 | #define _DEVINFO_AUXHFRCOCAL11_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 577 | #define _DEVINFO_AUXHFRCOCAL11_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 578 | #define _DEVINFO_AUXHFRCOCAL11_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 579 | #define _DEVINFO_AUXHFRCOCAL11_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 580 | |
| mbed_official | 50:a417edff4437 | 581 | /* Bit fields for DEVINFO AUXHFRCOCAL12 */ |
| mbed_official | 50:a417edff4437 | 582 | #define _DEVINFO_AUXHFRCOCAL12_MASK 0xFFFF3F7FUL /**< Mask for DEVINFO_AUXHFRCOCAL12 */ |
| mbed_official | 50:a417edff4437 | 583 | #define _DEVINFO_AUXHFRCOCAL12_TUNING_SHIFT 0 /**< Shift value for TUNING */ |
| mbed_official | 50:a417edff4437 | 584 | #define _DEVINFO_AUXHFRCOCAL12_TUNING_MASK 0x7FUL /**< Bit mask for TUNING */ |
| mbed_official | 50:a417edff4437 | 585 | #define _DEVINFO_AUXHFRCOCAL12_FINETUNING_SHIFT 8 /**< Shift value for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 586 | #define _DEVINFO_AUXHFRCOCAL12_FINETUNING_MASK 0x3F00UL /**< Bit mask for FINETUNING */ |
| mbed_official | 50:a417edff4437 | 587 | #define _DEVINFO_AUXHFRCOCAL12_FREQRANGE_SHIFT 16 /**< Shift value for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 588 | #define _DEVINFO_AUXHFRCOCAL12_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for FREQRANGE */ |
| mbed_official | 50:a417edff4437 | 589 | #define _DEVINFO_AUXHFRCOCAL12_CMPBIAS_SHIFT 21 /**< Shift value for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 590 | #define _DEVINFO_AUXHFRCOCAL12_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMPBIAS */ |
| mbed_official | 50:a417edff4437 | 591 | #define _DEVINFO_AUXHFRCOCAL12_LDOHP_SHIFT 24 /**< Shift value for LDOHP */ |
| mbed_official | 50:a417edff4437 | 592 | #define _DEVINFO_AUXHFRCOCAL12_LDOHP_MASK 0x1000000UL /**< Bit mask for LDOHP */ |
| mbed_official | 50:a417edff4437 | 593 | #define _DEVINFO_AUXHFRCOCAL12_CLKDIV_SHIFT 25 /**< Shift value for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 594 | #define _DEVINFO_AUXHFRCOCAL12_CLKDIV_MASK 0x6000000UL /**< Bit mask for CLKDIV */ |
| mbed_official | 50:a417edff4437 | 595 | #define _DEVINFO_AUXHFRCOCAL12_FINETUNINGEN_SHIFT 27 /**< Shift value for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 596 | #define _DEVINFO_AUXHFRCOCAL12_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for FINETUNINGEN */ |
| mbed_official | 50:a417edff4437 | 597 | #define _DEVINFO_AUXHFRCOCAL12_VREFTC_SHIFT 28 /**< Shift value for VREFTC */ |
| mbed_official | 50:a417edff4437 | 598 | #define _DEVINFO_AUXHFRCOCAL12_VREFTC_MASK 0xF0000000UL /**< Bit mask for VREFTC */ |
| mbed_official | 50:a417edff4437 | 599 | |
| mbed_official | 50:a417edff4437 | 600 | /* Bit fields for DEVINFO VMONCAL0 */ |
| mbed_official | 50:a417edff4437 | 601 | #define _DEVINFO_VMONCAL0_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_VMONCAL0 */ |
| mbed_official | 50:a417edff4437 | 602 | #define _DEVINFO_VMONCAL0_AVDD1V86THRESFINE_SHIFT 0 /**< Shift value for AVDD1V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 603 | #define _DEVINFO_VMONCAL0_AVDD1V86THRESFINE_MASK 0xFUL /**< Bit mask for AVDD1V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 604 | #define _DEVINFO_VMONCAL0_AVDD1V86THRESCOARSE_SHIFT 4 /**< Shift value for AVDD1V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 605 | #define _DEVINFO_VMONCAL0_AVDD1V86THRESCOARSE_MASK 0xF0UL /**< Bit mask for AVDD1V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 606 | #define _DEVINFO_VMONCAL0_AVDD2V98THRESFINE_SHIFT 8 /**< Shift value for AVDD2V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 607 | #define _DEVINFO_VMONCAL0_AVDD2V98THRESFINE_MASK 0xF00UL /**< Bit mask for AVDD2V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 608 | #define _DEVINFO_VMONCAL0_AVDD2V98THRESCOARSE_SHIFT 12 /**< Shift value for AVDD2V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 609 | #define _DEVINFO_VMONCAL0_AVDD2V98THRESCOARSE_MASK 0xF000UL /**< Bit mask for AVDD2V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 610 | #define _DEVINFO_VMONCAL0_ALTAVDD1V86THRESFINE_SHIFT 16 /**< Shift value for ALTAVDD1V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 611 | #define _DEVINFO_VMONCAL0_ALTAVDD1V86THRESFINE_MASK 0xF0000UL /**< Bit mask for ALTAVDD1V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 612 | #define _DEVINFO_VMONCAL0_ALTAVDD1V86THRESCOARSE_SHIFT 20 /**< Shift value for ALTAVDD1V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 613 | #define _DEVINFO_VMONCAL0_ALTAVDD1V86THRESCOARSE_MASK 0xF00000UL /**< Bit mask for ALTAVDD1V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 614 | #define _DEVINFO_VMONCAL0_ALTAVDD2V98THRESFINE_SHIFT 24 /**< Shift value for ALTAVDD2V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 615 | #define _DEVINFO_VMONCAL0_ALTAVDD2V98THRESFINE_MASK 0xF000000UL /**< Bit mask for ALTAVDD2V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 616 | #define _DEVINFO_VMONCAL0_ALTAVDD2V98THRESCOARSE_SHIFT 28 /**< Shift value for ALTAVDD2V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 617 | #define _DEVINFO_VMONCAL0_ALTAVDD2V98THRESCOARSE_MASK 0xF0000000UL /**< Bit mask for ALTAVDD2V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 618 | |
| mbed_official | 50:a417edff4437 | 619 | /* Bit fields for DEVINFO VMONCAL1 */ |
| mbed_official | 50:a417edff4437 | 620 | #define _DEVINFO_VMONCAL1_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_VMONCAL1 */ |
| mbed_official | 50:a417edff4437 | 621 | #define _DEVINFO_VMONCAL1_DVDD1V86THRESFINE_SHIFT 0 /**< Shift value for DVDD1V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 622 | #define _DEVINFO_VMONCAL1_DVDD1V86THRESFINE_MASK 0xFUL /**< Bit mask for DVDD1V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 623 | #define _DEVINFO_VMONCAL1_DVDD1V86THRESCOARSE_SHIFT 4 /**< Shift value for DVDD1V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 624 | #define _DEVINFO_VMONCAL1_DVDD1V86THRESCOARSE_MASK 0xF0UL /**< Bit mask for DVDD1V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 625 | #define _DEVINFO_VMONCAL1_DVDD2V98THRESFINE_SHIFT 8 /**< Shift value for DVDD2V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 626 | #define _DEVINFO_VMONCAL1_DVDD2V98THRESFINE_MASK 0xF00UL /**< Bit mask for DVDD2V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 627 | #define _DEVINFO_VMONCAL1_DVDD2V98THRESCOARSE_SHIFT 12 /**< Shift value for DVDD2V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 628 | #define _DEVINFO_VMONCAL1_DVDD2V98THRESCOARSE_MASK 0xF000UL /**< Bit mask for DVDD2V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 629 | #define _DEVINFO_VMONCAL1_IO01V86THRESFINE_SHIFT 16 /**< Shift value for IO01V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 630 | #define _DEVINFO_VMONCAL1_IO01V86THRESFINE_MASK 0xF0000UL /**< Bit mask for IO01V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 631 | #define _DEVINFO_VMONCAL1_IO01V86THRESCOARSE_SHIFT 20 /**< Shift value for IO01V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 632 | #define _DEVINFO_VMONCAL1_IO01V86THRESCOARSE_MASK 0xF00000UL /**< Bit mask for IO01V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 633 | #define _DEVINFO_VMONCAL1_IO02V98THRESFINE_SHIFT 24 /**< Shift value for IO02V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 634 | #define _DEVINFO_VMONCAL1_IO02V98THRESFINE_MASK 0xF000000UL /**< Bit mask for IO02V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 635 | #define _DEVINFO_VMONCAL1_IO02V98THRESCOARSE_SHIFT 28 /**< Shift value for IO02V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 636 | #define _DEVINFO_VMONCAL1_IO02V98THRESCOARSE_MASK 0xF0000000UL /**< Bit mask for IO02V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 637 | |
| mbed_official | 50:a417edff4437 | 638 | /* Bit fields for DEVINFO VMONCAL2 */ |
| mbed_official | 50:a417edff4437 | 639 | #define _DEVINFO_VMONCAL2_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_VMONCAL2 */ |
| mbed_official | 50:a417edff4437 | 640 | #define _DEVINFO_VMONCAL2_PAVDD1V86THRESFINE_SHIFT 0 /**< Shift value for PAVDD1V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 641 | #define _DEVINFO_VMONCAL2_PAVDD1V86THRESFINE_MASK 0xFUL /**< Bit mask for PAVDD1V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 642 | #define _DEVINFO_VMONCAL2_PAVDD1V86THRESCOARSE_SHIFT 4 /**< Shift value for PAVDD1V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 643 | #define _DEVINFO_VMONCAL2_PAVDD1V86THRESCOARSE_MASK 0xF0UL /**< Bit mask for PAVDD1V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 644 | #define _DEVINFO_VMONCAL2_PAVDD2V98THRESFINE_SHIFT 8 /**< Shift value for PAVDD2V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 645 | #define _DEVINFO_VMONCAL2_PAVDD2V98THRESFINE_MASK 0xF00UL /**< Bit mask for PAVDD2V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 646 | #define _DEVINFO_VMONCAL2_PAVDD2V98THRESCOARSE_SHIFT 12 /**< Shift value for PAVDD2V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 647 | #define _DEVINFO_VMONCAL2_PAVDD2V98THRESCOARSE_MASK 0xF000UL /**< Bit mask for PAVDD2V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 648 | #define _DEVINFO_VMONCAL2_FVDD1V86THRESFINE_SHIFT 16 /**< Shift value for FVDD1V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 649 | #define _DEVINFO_VMONCAL2_FVDD1V86THRESFINE_MASK 0xF0000UL /**< Bit mask for FVDD1V86THRESFINE */ |
| mbed_official | 50:a417edff4437 | 650 | #define _DEVINFO_VMONCAL2_FVDD1V86THRESCOARSE_SHIFT 20 /**< Shift value for FVDD1V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 651 | #define _DEVINFO_VMONCAL2_FVDD1V86THRESCOARSE_MASK 0xF00000UL /**< Bit mask for FVDD1V86THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 652 | #define _DEVINFO_VMONCAL2_FVDD2V98THRESFINE_SHIFT 24 /**< Shift value for FVDD2V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 653 | #define _DEVINFO_VMONCAL2_FVDD2V98THRESFINE_MASK 0xF000000UL /**< Bit mask for FVDD2V98THRESFINE */ |
| mbed_official | 50:a417edff4437 | 654 | #define _DEVINFO_VMONCAL2_FVDD2V98THRESCOARSE_SHIFT 28 /**< Shift value for FVDD2V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 655 | #define _DEVINFO_VMONCAL2_FVDD2V98THRESCOARSE_MASK 0xF0000000UL /**< Bit mask for FVDD2V98THRESCOARSE */ |
| mbed_official | 50:a417edff4437 | 656 | |
| mbed_official | 50:a417edff4437 | 657 | /* Bit fields for DEVINFO IDAC0CAL0 */ |
| mbed_official | 50:a417edff4437 | 658 | #define _DEVINFO_IDAC0CAL0_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_IDAC0CAL0 */ |
| mbed_official | 50:a417edff4437 | 659 | #define _DEVINFO_IDAC0CAL0_SOURCERANGE0TUNING_SHIFT 0 /**< Shift value for SOURCERANGE0TUNING */ |
| mbed_official | 50:a417edff4437 | 660 | #define _DEVINFO_IDAC0CAL0_SOURCERANGE0TUNING_MASK 0xFFUL /**< Bit mask for SOURCERANGE0TUNING */ |
| mbed_official | 50:a417edff4437 | 661 | #define _DEVINFO_IDAC0CAL0_SOURCERANGE1TUNING_SHIFT 8 /**< Shift value for SOURCERANGE1TUNING */ |
| mbed_official | 50:a417edff4437 | 662 | #define _DEVINFO_IDAC0CAL0_SOURCERANGE1TUNING_MASK 0xFF00UL /**< Bit mask for SOURCERANGE1TUNING */ |
| mbed_official | 50:a417edff4437 | 663 | #define _DEVINFO_IDAC0CAL0_SOURCERANGE2TUNING_SHIFT 16 /**< Shift value for SOURCERANGE2TUNING */ |
| mbed_official | 50:a417edff4437 | 664 | #define _DEVINFO_IDAC0CAL0_SOURCERANGE2TUNING_MASK 0xFF0000UL /**< Bit mask for SOURCERANGE2TUNING */ |
| mbed_official | 50:a417edff4437 | 665 | #define _DEVINFO_IDAC0CAL0_SOURCERANGE3TUNING_SHIFT 24 /**< Shift value for SOURCERANGE3TUNING */ |
| mbed_official | 50:a417edff4437 | 666 | #define _DEVINFO_IDAC0CAL0_SOURCERANGE3TUNING_MASK 0xFF000000UL /**< Bit mask for SOURCERANGE3TUNING */ |
| mbed_official | 50:a417edff4437 | 667 | |
| mbed_official | 50:a417edff4437 | 668 | /* Bit fields for DEVINFO IDAC0CAL1 */ |
| mbed_official | 50:a417edff4437 | 669 | #define _DEVINFO_IDAC0CAL1_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_IDAC0CAL1 */ |
| mbed_official | 50:a417edff4437 | 670 | #define _DEVINFO_IDAC0CAL1_SINKRANGE0TUNING_SHIFT 0 /**< Shift value for SINKRANGE0TUNING */ |
| mbed_official | 50:a417edff4437 | 671 | #define _DEVINFO_IDAC0CAL1_SINKRANGE0TUNING_MASK 0xFFUL /**< Bit mask for SINKRANGE0TUNING */ |
| mbed_official | 50:a417edff4437 | 672 | #define _DEVINFO_IDAC0CAL1_SINKRANGE1TUNING_SHIFT 8 /**< Shift value for SINKRANGE1TUNING */ |
| mbed_official | 50:a417edff4437 | 673 | #define _DEVINFO_IDAC0CAL1_SINKRANGE1TUNING_MASK 0xFF00UL /**< Bit mask for SINKRANGE1TUNING */ |
| mbed_official | 50:a417edff4437 | 674 | #define _DEVINFO_IDAC0CAL1_SINKRANGE2TUNING_SHIFT 16 /**< Shift value for SINKRANGE2TUNING */ |
| mbed_official | 50:a417edff4437 | 675 | #define _DEVINFO_IDAC0CAL1_SINKRANGE2TUNING_MASK 0xFF0000UL /**< Bit mask for SINKRANGE2TUNING */ |
| mbed_official | 50:a417edff4437 | 676 | #define _DEVINFO_IDAC0CAL1_SINKRANGE3TUNING_SHIFT 24 /**< Shift value for SINKRANGE3TUNING */ |
| mbed_official | 50:a417edff4437 | 677 | #define _DEVINFO_IDAC0CAL1_SINKRANGE3TUNING_MASK 0xFF000000UL /**< Bit mask for SINKRANGE3TUNING */ |
| mbed_official | 50:a417edff4437 | 678 | |
| mbed_official | 50:a417edff4437 | 679 | /* Bit fields for DEVINFO DCDCLNVCTRL0 */ |
| mbed_official | 50:a417edff4437 | 680 | #define _DEVINFO_DCDCLNVCTRL0_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_DCDCLNVCTRL0 */ |
| mbed_official | 50:a417edff4437 | 681 | #define _DEVINFO_DCDCLNVCTRL0_1V2LNATT0_SHIFT 0 /**< Shift value for 1V2LNATT0 */ |
| mbed_official | 50:a417edff4437 | 682 | #define _DEVINFO_DCDCLNVCTRL0_1V2LNATT0_MASK 0xFFUL /**< Bit mask for 1V2LNATT0 */ |
| mbed_official | 50:a417edff4437 | 683 | #define _DEVINFO_DCDCLNVCTRL0_1V8LNATT0_SHIFT 8 /**< Shift value for 1V8LNATT0 */ |
| mbed_official | 50:a417edff4437 | 684 | #define _DEVINFO_DCDCLNVCTRL0_1V8LNATT0_MASK 0xFF00UL /**< Bit mask for 1V8LNATT0 */ |
| mbed_official | 50:a417edff4437 | 685 | #define _DEVINFO_DCDCLNVCTRL0_1V8LNATT1_SHIFT 16 /**< Shift value for 1V8LNATT1 */ |
| mbed_official | 50:a417edff4437 | 686 | #define _DEVINFO_DCDCLNVCTRL0_1V8LNATT1_MASK 0xFF0000UL /**< Bit mask for 1V8LNATT1 */ |
| mbed_official | 50:a417edff4437 | 687 | #define _DEVINFO_DCDCLNVCTRL0_3V0LNATT1_SHIFT 24 /**< Shift value for 3V0LNATT1 */ |
| mbed_official | 50:a417edff4437 | 688 | #define _DEVINFO_DCDCLNVCTRL0_3V0LNATT1_MASK 0xFF000000UL /**< Bit mask for 3V0LNATT1 */ |
| mbed_official | 50:a417edff4437 | 689 | |
| mbed_official | 50:a417edff4437 | 690 | /* Bit fields for DEVINFO DCDCLPVCTRL0 */ |
| mbed_official | 50:a417edff4437 | 691 | #define _DEVINFO_DCDCLPVCTRL0_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_DCDCLPVCTRL0 */ |
| mbed_official | 50:a417edff4437 | 692 | #define _DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS0_SHIFT 0 /**< Shift value for 1V2LPATT0LPCMPBIAS0 */ |
| mbed_official | 50:a417edff4437 | 693 | #define _DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS0_MASK 0xFFUL /**< Bit mask for 1V2LPATT0LPCMPBIAS0 */ |
| mbed_official | 50:a417edff4437 | 694 | #define _DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS0_SHIFT 8 /**< Shift value for 1V8LPATT0LPCMPBIAS0 */ |
| mbed_official | 50:a417edff4437 | 695 | #define _DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS0_MASK 0xFF00UL /**< Bit mask for 1V8LPATT0LPCMPBIAS0 */ |
| mbed_official | 50:a417edff4437 | 696 | #define _DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS1_SHIFT 16 /**< Shift value for 1V2LPATT0LPCMPBIAS1 */ |
| mbed_official | 50:a417edff4437 | 697 | #define _DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS1_MASK 0xFF0000UL /**< Bit mask for 1V2LPATT0LPCMPBIAS1 */ |
| mbed_official | 50:a417edff4437 | 698 | #define _DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS1_SHIFT 24 /**< Shift value for 1V8LPATT0LPCMPBIAS1 */ |
| mbed_official | 50:a417edff4437 | 699 | #define _DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS1_MASK 0xFF000000UL /**< Bit mask for 1V8LPATT0LPCMPBIAS1 */ |
| mbed_official | 50:a417edff4437 | 700 | |
| mbed_official | 50:a417edff4437 | 701 | /* Bit fields for DEVINFO DCDCLPVCTRL1 */ |
| mbed_official | 50:a417edff4437 | 702 | #define _DEVINFO_DCDCLPVCTRL1_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_DCDCLPVCTRL1 */ |
| mbed_official | 50:a417edff4437 | 703 | #define _DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS2_SHIFT 0 /**< Shift value for 1V2LPATT0LPCMPBIAS2 */ |
| mbed_official | 50:a417edff4437 | 704 | #define _DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS2_MASK 0xFFUL /**< Bit mask for 1V2LPATT0LPCMPBIAS2 */ |
| mbed_official | 50:a417edff4437 | 705 | #define _DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS2_SHIFT 8 /**< Shift value for 1V8LPATT0LPCMPBIAS2 */ |
| mbed_official | 50:a417edff4437 | 706 | #define _DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS2_MASK 0xFF00UL /**< Bit mask for 1V8LPATT0LPCMPBIAS2 */ |
| mbed_official | 50:a417edff4437 | 707 | #define _DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS3_SHIFT 16 /**< Shift value for 1V2LPATT0LPCMPBIAS3 */ |
| mbed_official | 50:a417edff4437 | 708 | #define _DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS3_MASK 0xFF0000UL /**< Bit mask for 1V2LPATT0LPCMPBIAS3 */ |
| mbed_official | 50:a417edff4437 | 709 | #define _DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS3_SHIFT 24 /**< Shift value for 1V8LPATT0LPCMPBIAS3 */ |
| mbed_official | 50:a417edff4437 | 710 | #define _DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS3_MASK 0xFF000000UL /**< Bit mask for 1V8LPATT0LPCMPBIAS3 */ |
| mbed_official | 50:a417edff4437 | 711 | |
| mbed_official | 50:a417edff4437 | 712 | /* Bit fields for DEVINFO DCDCLPVCTRL2 */ |
| mbed_official | 50:a417edff4437 | 713 | #define _DEVINFO_DCDCLPVCTRL2_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_DCDCLPVCTRL2 */ |
| mbed_official | 50:a417edff4437 | 714 | #define _DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS0_SHIFT 0 /**< Shift value for 1V8LPATT1LPCMPBIAS0 */ |
| mbed_official | 50:a417edff4437 | 715 | #define _DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS0_MASK 0xFFUL /**< Bit mask for 1V8LPATT1LPCMPBIAS0 */ |
| mbed_official | 50:a417edff4437 | 716 | #define _DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS0_SHIFT 8 /**< Shift value for 3V0LPATT1LPCMPBIAS0 */ |
| mbed_official | 50:a417edff4437 | 717 | #define _DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS0_MASK 0xFF00UL /**< Bit mask for 3V0LPATT1LPCMPBIAS0 */ |
| mbed_official | 50:a417edff4437 | 718 | #define _DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS1_SHIFT 16 /**< Shift value for 1V8LPATT1LPCMPBIAS1 */ |
| mbed_official | 50:a417edff4437 | 719 | #define _DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS1_MASK 0xFF0000UL /**< Bit mask for 1V8LPATT1LPCMPBIAS1 */ |
| mbed_official | 50:a417edff4437 | 720 | #define _DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS1_SHIFT 24 /**< Shift value for 3V0LPATT1LPCMPBIAS1 */ |
| mbed_official | 50:a417edff4437 | 721 | #define _DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS1_MASK 0xFF000000UL /**< Bit mask for 3V0LPATT1LPCMPBIAS1 */ |
| mbed_official | 50:a417edff4437 | 722 | |
| mbed_official | 50:a417edff4437 | 723 | /* Bit fields for DEVINFO DCDCLPVCTRL3 */ |
| mbed_official | 50:a417edff4437 | 724 | #define _DEVINFO_DCDCLPVCTRL3_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_DCDCLPVCTRL3 */ |
| mbed_official | 50:a417edff4437 | 725 | #define _DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS2_SHIFT 0 /**< Shift value for 1V8LPATT1LPCMPBIAS2 */ |
| mbed_official | 50:a417edff4437 | 726 | #define _DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS2_MASK 0xFFUL /**< Bit mask for 1V8LPATT1LPCMPBIAS2 */ |
| mbed_official | 50:a417edff4437 | 727 | #define _DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS2_SHIFT 8 /**< Shift value for 3V0LPATT1LPCMPBIAS2 */ |
| mbed_official | 50:a417edff4437 | 728 | #define _DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS2_MASK 0xFF00UL /**< Bit mask for 3V0LPATT1LPCMPBIAS2 */ |
| mbed_official | 50:a417edff4437 | 729 | #define _DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS3_SHIFT 16 /**< Shift value for 1V8LPATT1LPCMPBIAS3 */ |
| mbed_official | 50:a417edff4437 | 730 | #define _DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS3_MASK 0xFF0000UL /**< Bit mask for 1V8LPATT1LPCMPBIAS3 */ |
| mbed_official | 50:a417edff4437 | 731 | #define _DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS3_SHIFT 24 /**< Shift value for 3V0LPATT1LPCMPBIAS3 */ |
| mbed_official | 50:a417edff4437 | 732 | #define _DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS3_MASK 0xFF000000UL /**< Bit mask for 3V0LPATT1LPCMPBIAS3 */ |
| mbed_official | 50:a417edff4437 | 733 | |
| mbed_official | 50:a417edff4437 | 734 | /* Bit fields for DEVINFO DCDCLPCMPHYSSEL0 */ |
| mbed_official | 50:a417edff4437 | 735 | #define _DEVINFO_DCDCLPCMPHYSSEL0_MASK 0x0000FFFFUL /**< Mask for DEVINFO_DCDCLPCMPHYSSEL0 */ |
| mbed_official | 50:a417edff4437 | 736 | #define _DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT0_SHIFT 0 /**< Shift value for LPCMPHYSSELLPATT0 */ |
| mbed_official | 50:a417edff4437 | 737 | #define _DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT0_MASK 0xFFUL /**< Bit mask for LPCMPHYSSELLPATT0 */ |
| mbed_official | 50:a417edff4437 | 738 | #define _DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT1_SHIFT 8 /**< Shift value for LPCMPHYSSELLPATT1 */ |
| mbed_official | 50:a417edff4437 | 739 | #define _DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT1_MASK 0xFF00UL /**< Bit mask for LPCMPHYSSELLPATT1 */ |
| mbed_official | 50:a417edff4437 | 740 | |
| mbed_official | 50:a417edff4437 | 741 | /* Bit fields for DEVINFO DCDCLPCMPHYSSEL1 */ |
| mbed_official | 50:a417edff4437 | 742 | #define _DEVINFO_DCDCLPCMPHYSSEL1_MASK 0xFFFFFFFFUL /**< Mask for DEVINFO_DCDCLPCMPHYSSEL1 */ |
| mbed_official | 50:a417edff4437 | 743 | #define _DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS0_SHIFT 0 /**< Shift value for LPCMPHYSSELLPCMPBIAS0 */ |
| mbed_official | 50:a417edff4437 | 744 | #define _DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS0_MASK 0xFFUL /**< Bit mask for LPCMPHYSSELLPCMPBIAS0 */ |
| mbed_official | 50:a417edff4437 | 745 | #define _DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS1_SHIFT 8 /**< Shift value for LPCMPHYSSELLPCMPBIAS1 */ |
| mbed_official | 50:a417edff4437 | 746 | #define _DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS1_MASK 0xFF00UL /**< Bit mask for LPCMPHYSSELLPCMPBIAS1 */ |
| mbed_official | 50:a417edff4437 | 747 | #define _DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS2_SHIFT 16 /**< Shift value for LPCMPHYSSELLPCMPBIAS2 */ |
| mbed_official | 50:a417edff4437 | 748 | #define _DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS2_MASK 0xFF0000UL /**< Bit mask for LPCMPHYSSELLPCMPBIAS2 */ |
| mbed_official | 50:a417edff4437 | 749 | #define _DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS3_SHIFT 24 /**< Shift value for LPCMPHYSSELLPCMPBIAS3 */ |
| mbed_official | 50:a417edff4437 | 750 | #define _DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS3_MASK 0xFF000000UL /**< Bit mask for LPCMPHYSSELLPCMPBIAS3 */ |
| mbed_official | 50:a417edff4437 | 751 | |
| mbed_official | 50:a417edff4437 | 752 | /** @} End of group EFM32PG1B_DEVINFO */ |
| mbed_official | 50:a417edff4437 | 753 | /** @} End of group Parts */ |
| mbed_official | 50:a417edff4437 | 754 |