forkd
Fork of
LGstaandart
by Dmitry Kovalev
« Back to documentation index
LPC_TIM_TypeDef Struct Reference
Timer (TIM) register structure definition.
More...
#include <LPC17xx.h >
__IO uint32_t IR __IO uint32_t TCR __IO uint32_t TC __IO uint32_t PR __IO uint32_t PC __IO uint32_t MCR __IO uint32_t MR0 __IO uint32_t MR1 __IO uint32_t MR2 __IO uint32_t MR3 __IO uint32_t CCR __I uint32_t CR0 __I uint32_t CR1 __IO uint32_t EMR __IO uint32_t CTCR
Detailed Description
Timer (TIM) register structure definition.
Definition at line 291 of file LPC17xx.h .
Field Documentation
Offset: 0x028 (R/W) Capture Control Register
Definition at line 303 of file LPC17xx.h .
Offset: 0x02C (R/ ) Capture Register 0
Definition at line 304 of file LPC17xx.h .
Offset: 0x030 (R/ ) Capture Register
Definition at line 305 of file LPC17xx.h .
Offset: 0x070 (R/W) Count Control Register
Definition at line 309 of file LPC17xx.h .
Offset: 0x03C (R/W) External Match Register
Definition at line 307 of file LPC17xx.h .
Offset: 0x000 (R/W) Interrupt Register
Definition at line 293 of file LPC17xx.h .
Offset: 0x014 (R/W) Match Control Register
Definition at line 298 of file LPC17xx.h .
Offset: 0x018 (R/W) Match Register 0
Definition at line 299 of file LPC17xx.h .
Offset: 0x01C (R/W) Match Register 1
Definition at line 300 of file LPC17xx.h .
Offset: 0x020 (R/W) Match Register 2
Definition at line 301 of file LPC17xx.h .
Offset: 0x024 (R/W) Match Register 3
Definition at line 302 of file LPC17xx.h .
Offset: 0x010 (R/W) Prescale Counter Register
Definition at line 297 of file LPC17xx.h .
Offset: 0x00C (R/W) Prescale Register
Definition at line 296 of file LPC17xx.h .
Offset: 0x008 (R/W) Timer Counter Register
Definition at line 295 of file LPC17xx.h .
Offset: 0x004 (R/W) Timer Control Register
Definition at line 294 of file LPC17xx.h .
Dmitry Kovalev
Dmitry Kovalev
1.7.2