Dmitry Kovalev / Mbed 2 deprecated LGfiltr

forkd

Dependencies:   mbed

Fork of LGstaandart by Dmitry Kovalev

Embed: (wiki syntax)

« Back to documentation index

LPC_I2S_TypeDef Struct Reference
Data Fields

LPC_I2S_TypeDef Struct Reference
[LPC17xx_System]

Inter IC Sound (I2S) register structure definition. More...

#include <LPC17xx.h>

Data Fields

__IO uint32_t DAO
__IO uint32_t DAI
__O uint32_t TXFIFO
__I uint32_t RXFIFO
__I uint32_t STATE
__IO uint32_t DMA1
__IO uint32_t DMA2
__IO uint32_t IRQ
__IO uint32_t TXRATE
__IO uint32_t RXRATE
__IO uint32_t TXBITRATE
__IO uint32_t RXBITRATE
__IO uint32_t TXMODE
__IO uint32_t RXMODE

Detailed Description

Inter IC Sound (I2S) register structure definition.

Definition at line 454 of file LPC17xx.h.

Field Documentation

__IO uint32_t DAI

Offset: 0x004 (R/W) Digital Audio Input Register

Definition at line 457 of file LPC17xx.h.

__IO uint32_t DAO

Offset: 0x000 (R/W) Digital Audio Output Register

Definition at line 456 of file LPC17xx.h.

__IO uint32_t DMA1

Offset: 0x014 (R/W) DMA Configuration Register 1

Definition at line 461 of file LPC17xx.h.

__IO uint32_t DMA2

Offset: 0x018 (R/W) DMA Configuration Register 2

Definition at line 462 of file LPC17xx.h.

__IO uint32_t IRQ

Offset: 0x01C (R/W) Interrupt Request Control Register

Definition at line 463 of file LPC17xx.h.

__IO uint32_t RXBITRATE

Offset: 0x02C (R/W) Receive bit rate divider Register

Definition at line 467 of file LPC17xx.h.

__I uint32_t RXFIFO

Offset: 0x00C (R/ ) Receive FIFO

Definition at line 459 of file LPC17xx.h.

__IO uint32_t RXMODE

Offset: 0x034 (R/W) Receive mode control Register

Definition at line 469 of file LPC17xx.h.

__IO uint32_t RXRATE

Offset: 0x024 (R/W) Receive reference clock divider Register

Definition at line 465 of file LPC17xx.h.

__I uint32_t STATE

Offset: 0x010 (R/W) Status Feedback Register

Definition at line 460 of file LPC17xx.h.

__IO uint32_t TXBITRATE

Offset: 0x028 (R/W) Transmit bit rate divider Register

Definition at line 466 of file LPC17xx.h.

__O uint32_t TXFIFO

Offset: 0x008 ( /W) Transmit FIFO

Definition at line 458 of file LPC17xx.h.

__IO uint32_t TXMODE

Offset: 0x030 (R/W) Transmit mode control Register

Definition at line 468 of file LPC17xx.h.

__IO uint32_t TXRATE

Offset: 0x020 (R/W) Transmit reference clock divider Register

Definition at line 464 of file LPC17xx.h.

Generated on Tue Jul 12 2022 17:13:51 by  doxygen 1.7.2