added prescaler for 16 bit pwm in LPC1347 target
Fork of mbed-dev by
targets/hal/TARGET_Freescale/TARGET_KSDK2_MCUS/TARGET_KL43Z/spi_api.c@144:ef7eb2e8f9f7, 2016-09-02 (annotated)
- Committer:
- <>
- Date:
- Fri Sep 02 15:07:44 2016 +0100
- Revision:
- 144:ef7eb2e8f9f7
This updates the lib to the mbed lib v125
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
<> | 144:ef7eb2e8f9f7 | 1 | /* mbed Microcontroller Library |
<> | 144:ef7eb2e8f9f7 | 2 | * Copyright (c) 2013 ARM Limited |
<> | 144:ef7eb2e8f9f7 | 3 | * |
<> | 144:ef7eb2e8f9f7 | 4 | * Licensed under the Apache License, Version 2.0 (the "License"); |
<> | 144:ef7eb2e8f9f7 | 5 | * you may not use this file except in compliance with the License. |
<> | 144:ef7eb2e8f9f7 | 6 | * You may obtain a copy of the License at |
<> | 144:ef7eb2e8f9f7 | 7 | * |
<> | 144:ef7eb2e8f9f7 | 8 | * http://www.apache.org/licenses/LICENSE-2.0 |
<> | 144:ef7eb2e8f9f7 | 9 | * |
<> | 144:ef7eb2e8f9f7 | 10 | * Unless required by applicable law or agreed to in writing, software |
<> | 144:ef7eb2e8f9f7 | 11 | * distributed under the License is distributed on an "AS IS" BASIS, |
<> | 144:ef7eb2e8f9f7 | 12 | * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. |
<> | 144:ef7eb2e8f9f7 | 13 | * See the License for the specific language governing permissions and |
<> | 144:ef7eb2e8f9f7 | 14 | * limitations under the License. |
<> | 144:ef7eb2e8f9f7 | 15 | */ |
<> | 144:ef7eb2e8f9f7 | 16 | #include <math.h> |
<> | 144:ef7eb2e8f9f7 | 17 | #include "mbed_assert.h" |
<> | 144:ef7eb2e8f9f7 | 18 | |
<> | 144:ef7eb2e8f9f7 | 19 | #include "spi_api.h" |
<> | 144:ef7eb2e8f9f7 | 20 | |
<> | 144:ef7eb2e8f9f7 | 21 | #if DEVICE_SPI |
<> | 144:ef7eb2e8f9f7 | 22 | |
<> | 144:ef7eb2e8f9f7 | 23 | #include "cmsis.h" |
<> | 144:ef7eb2e8f9f7 | 24 | #include "pinmap.h" |
<> | 144:ef7eb2e8f9f7 | 25 | #include "mbed_error.h" |
<> | 144:ef7eb2e8f9f7 | 26 | #include "fsl_spi.h" |
<> | 144:ef7eb2e8f9f7 | 27 | #include "peripheral_clock_defines.h" |
<> | 144:ef7eb2e8f9f7 | 28 | #include "PeripheralPins.h" |
<> | 144:ef7eb2e8f9f7 | 29 | |
<> | 144:ef7eb2e8f9f7 | 30 | /* Array of SPI peripheral base address. */ |
<> | 144:ef7eb2e8f9f7 | 31 | static SPI_Type *const spi_address[] = SPI_BASE_PTRS; |
<> | 144:ef7eb2e8f9f7 | 32 | /* Array of SPI bus clock frequencies */ |
<> | 144:ef7eb2e8f9f7 | 33 | static clock_name_t const spi_clocks[] = SPI_CLOCK_FREQS; |
<> | 144:ef7eb2e8f9f7 | 34 | |
<> | 144:ef7eb2e8f9f7 | 35 | void spi_init(spi_t *obj, PinName mosi, PinName miso, PinName sclk, PinName ssel) { |
<> | 144:ef7eb2e8f9f7 | 36 | // determine the SPI to use |
<> | 144:ef7eb2e8f9f7 | 37 | uint32_t spi_mosi = pinmap_peripheral(mosi, PinMap_SPI_MOSI); |
<> | 144:ef7eb2e8f9f7 | 38 | uint32_t spi_miso = pinmap_peripheral(miso, PinMap_SPI_MISO); |
<> | 144:ef7eb2e8f9f7 | 39 | uint32_t spi_sclk = pinmap_peripheral(sclk, PinMap_SPI_SCLK); |
<> | 144:ef7eb2e8f9f7 | 40 | uint32_t spi_ssel = pinmap_peripheral(ssel, PinMap_SPI_SSEL); |
<> | 144:ef7eb2e8f9f7 | 41 | uint32_t spi_data = pinmap_merge(spi_mosi, spi_miso); |
<> | 144:ef7eb2e8f9f7 | 42 | uint32_t spi_cntl = pinmap_merge(spi_sclk, spi_ssel); |
<> | 144:ef7eb2e8f9f7 | 43 | |
<> | 144:ef7eb2e8f9f7 | 44 | obj->instance = pinmap_merge(spi_data, spi_cntl); |
<> | 144:ef7eb2e8f9f7 | 45 | MBED_ASSERT((int)obj->instance != NC); |
<> | 144:ef7eb2e8f9f7 | 46 | |
<> | 144:ef7eb2e8f9f7 | 47 | // pin out the spi pins |
<> | 144:ef7eb2e8f9f7 | 48 | pinmap_pinout(mosi, PinMap_SPI_MOSI); |
<> | 144:ef7eb2e8f9f7 | 49 | pinmap_pinout(miso, PinMap_SPI_MISO); |
<> | 144:ef7eb2e8f9f7 | 50 | pinmap_pinout(sclk, PinMap_SPI_SCLK); |
<> | 144:ef7eb2e8f9f7 | 51 | if (ssel != NC) { |
<> | 144:ef7eb2e8f9f7 | 52 | pinmap_pinout(ssel, PinMap_SPI_SSEL); |
<> | 144:ef7eb2e8f9f7 | 53 | } |
<> | 144:ef7eb2e8f9f7 | 54 | } |
<> | 144:ef7eb2e8f9f7 | 55 | |
<> | 144:ef7eb2e8f9f7 | 56 | void spi_free(spi_t *obj) { |
<> | 144:ef7eb2e8f9f7 | 57 | SPI_Deinit(spi_address[obj->instance]); |
<> | 144:ef7eb2e8f9f7 | 58 | } |
<> | 144:ef7eb2e8f9f7 | 59 | |
<> | 144:ef7eb2e8f9f7 | 60 | void spi_format(spi_t *obj, int bits, int mode, int slave) { |
<> | 144:ef7eb2e8f9f7 | 61 | |
<> | 144:ef7eb2e8f9f7 | 62 | spi_master_config_t master_config; |
<> | 144:ef7eb2e8f9f7 | 63 | spi_slave_config_t slave_config; |
<> | 144:ef7eb2e8f9f7 | 64 | |
<> | 144:ef7eb2e8f9f7 | 65 | if ((bits != 8) || (bits != 16)) { |
<> | 144:ef7eb2e8f9f7 | 66 | error("Only 8bits and 16bits SPI supported"); |
<> | 144:ef7eb2e8f9f7 | 67 | return; |
<> | 144:ef7eb2e8f9f7 | 68 | } |
<> | 144:ef7eb2e8f9f7 | 69 | |
<> | 144:ef7eb2e8f9f7 | 70 | if (slave) { |
<> | 144:ef7eb2e8f9f7 | 71 | /* Slave config */ |
<> | 144:ef7eb2e8f9f7 | 72 | SPI_SlaveGetDefaultConfig(&slave_config); |
<> | 144:ef7eb2e8f9f7 | 73 | slave_config.dataMode = (bits == 16) ? kSPI_16BitMode : kSPI_8BitMode; |
<> | 144:ef7eb2e8f9f7 | 74 | slave_config.polarity = (mode & 0x2) ? kSPI_ClockPolarityActiveLow : kSPI_ClockPolarityActiveHigh; |
<> | 144:ef7eb2e8f9f7 | 75 | slave_config.phase = (mode & 0x1) ? kSPI_ClockPhaseSecondEdge : kSPI_ClockPhaseFirstEdge; |
<> | 144:ef7eb2e8f9f7 | 76 | |
<> | 144:ef7eb2e8f9f7 | 77 | SPI_SlaveInit(spi_address[obj->instance], &slave_config); |
<> | 144:ef7eb2e8f9f7 | 78 | } else { |
<> | 144:ef7eb2e8f9f7 | 79 | /* Master config */ |
<> | 144:ef7eb2e8f9f7 | 80 | SPI_MasterGetDefaultConfig(&master_config); |
<> | 144:ef7eb2e8f9f7 | 81 | master_config.dataMode = (bits == 16) ? kSPI_16BitMode : kSPI_8BitMode; |
<> | 144:ef7eb2e8f9f7 | 82 | master_config.polarity = (mode & 0x2) ? kSPI_ClockPolarityActiveLow : kSPI_ClockPolarityActiveHigh; |
<> | 144:ef7eb2e8f9f7 | 83 | master_config.phase = (mode & 0x1) ? kSPI_ClockPhaseSecondEdge : kSPI_ClockPhaseFirstEdge; |
<> | 144:ef7eb2e8f9f7 | 84 | master_config.direction = kSPI_MsbFirst; |
<> | 144:ef7eb2e8f9f7 | 85 | |
<> | 144:ef7eb2e8f9f7 | 86 | SPI_MasterInit(spi_address[obj->instance], &master_config, CLOCK_GetFreq(spi_clocks[obj->instance])); |
<> | 144:ef7eb2e8f9f7 | 87 | } |
<> | 144:ef7eb2e8f9f7 | 88 | } |
<> | 144:ef7eb2e8f9f7 | 89 | |
<> | 144:ef7eb2e8f9f7 | 90 | void spi_frequency(spi_t *obj, int hz) { |
<> | 144:ef7eb2e8f9f7 | 91 | SPI_MasterSetBaudRate(spi_address[obj->instance], (uint32_t)hz, CLOCK_GetFreq(spi_clocks[obj->instance])); |
<> | 144:ef7eb2e8f9f7 | 92 | } |
<> | 144:ef7eb2e8f9f7 | 93 | |
<> | 144:ef7eb2e8f9f7 | 94 | static inline int spi_readable(spi_t * obj) { |
<> | 144:ef7eb2e8f9f7 | 95 | return (SPI_GetStatusFlags(spi_address[obj->instance]) & kSPI_RxBufferFullFlag); |
<> | 144:ef7eb2e8f9f7 | 96 | } |
<> | 144:ef7eb2e8f9f7 | 97 | |
<> | 144:ef7eb2e8f9f7 | 98 | int spi_master_write(spi_t *obj, int value) { |
<> | 144:ef7eb2e8f9f7 | 99 | spi_transfer_t xfer = {0}; |
<> | 144:ef7eb2e8f9f7 | 100 | uint32_t rx_data; |
<> | 144:ef7eb2e8f9f7 | 101 | SPI_Type *base = spi_address[obj->instance]; |
<> | 144:ef7eb2e8f9f7 | 102 | |
<> | 144:ef7eb2e8f9f7 | 103 | /* SPI master start transfer */ |
<> | 144:ef7eb2e8f9f7 | 104 | xfer.txData = (uint8_t *)&value; |
<> | 144:ef7eb2e8f9f7 | 105 | xfer.rxData = (uint8_t *)&rx_data; |
<> | 144:ef7eb2e8f9f7 | 106 | xfer.dataSize = ((base->C2 & SPI_C2_SPIMODE_MASK) >> SPI_C2_SPIMODE_SHIFT) + 1U; |
<> | 144:ef7eb2e8f9f7 | 107 | SPI_MasterTransferBlocking(base, &xfer); |
<> | 144:ef7eb2e8f9f7 | 108 | |
<> | 144:ef7eb2e8f9f7 | 109 | return rx_data & 0xffff; |
<> | 144:ef7eb2e8f9f7 | 110 | } |
<> | 144:ef7eb2e8f9f7 | 111 | |
<> | 144:ef7eb2e8f9f7 | 112 | int spi_slave_receive(spi_t *obj) { |
<> | 144:ef7eb2e8f9f7 | 113 | return spi_readable(obj); |
<> | 144:ef7eb2e8f9f7 | 114 | } |
<> | 144:ef7eb2e8f9f7 | 115 | |
<> | 144:ef7eb2e8f9f7 | 116 | int spi_slave_read(spi_t *obj) { |
<> | 144:ef7eb2e8f9f7 | 117 | uint32_t rx_data; |
<> | 144:ef7eb2e8f9f7 | 118 | |
<> | 144:ef7eb2e8f9f7 | 119 | while (!spi_readable(obj)); |
<> | 144:ef7eb2e8f9f7 | 120 | rx_data = SPI_ReadData(spi_address[obj->instance]); |
<> | 144:ef7eb2e8f9f7 | 121 | |
<> | 144:ef7eb2e8f9f7 | 122 | return rx_data & 0xffff; |
<> | 144:ef7eb2e8f9f7 | 123 | } |
<> | 144:ef7eb2e8f9f7 | 124 | |
<> | 144:ef7eb2e8f9f7 | 125 | void spi_slave_write(spi_t *obj, int value) { |
<> | 144:ef7eb2e8f9f7 | 126 | SPI_Type *base = spi_address[obj->instance]; |
<> | 144:ef7eb2e8f9f7 | 127 | size_t size = ((base->C2 & SPI_C2_SPIMODE_MASK) >> SPI_C2_SPIMODE_SHIFT) + 1U; |
<> | 144:ef7eb2e8f9f7 | 128 | SPI_WriteBlocking(spi_address[obj->instance], (uint8_t *)&value, size); |
<> | 144:ef7eb2e8f9f7 | 129 | } |
<> | 144:ef7eb2e8f9f7 | 130 | |
<> | 144:ef7eb2e8f9f7 | 131 | #endif |