added prescaler for 16 bit pwm in LPC1347 target

Fork of mbed-dev by mbed official

Committer:
bogdanm
Date:
Thu Oct 01 15:25:22 2015 +0300
Revision:
0:9b334a45a8ff
Initial commit on mbed-dev

Replaces mbed-src (now inactive)

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 0:9b334a45a8ff 1 /*
bogdanm 0:9b334a45a8ff 2 ** ###################################################################
bogdanm 0:9b334a45a8ff 3 ** Processors: MK64FN1M0VDC12
bogdanm 0:9b334a45a8ff 4 ** MK64FN1M0VLL12
bogdanm 0:9b334a45a8ff 5 ** MK64FN1M0VLQ12
bogdanm 0:9b334a45a8ff 6 ** MK64FN1M0VMD12
bogdanm 0:9b334a45a8ff 7 **
bogdanm 0:9b334a45a8ff 8 ** Compilers: Keil ARM C/C++ Compiler
bogdanm 0:9b334a45a8ff 9 ** Freescale C/C++ for Embedded ARM
bogdanm 0:9b334a45a8ff 10 ** GNU C Compiler
bogdanm 0:9b334a45a8ff 11 ** GNU C Compiler - CodeSourcery Sourcery G++
bogdanm 0:9b334a45a8ff 12 ** IAR ANSI C/C++ Compiler for ARM
bogdanm 0:9b334a45a8ff 13 **
bogdanm 0:9b334a45a8ff 14 ** Reference manual: K64P144M120SF5RM, Rev.2, January 2014
bogdanm 0:9b334a45a8ff 15 ** Version: rev. 2.5, 2014-02-10
bogdanm 0:9b334a45a8ff 16 ** Build: b140604
bogdanm 0:9b334a45a8ff 17 **
bogdanm 0:9b334a45a8ff 18 ** Abstract:
bogdanm 0:9b334a45a8ff 19 ** CMSIS Peripheral Access Layer for MK64F12
bogdanm 0:9b334a45a8ff 20 **
bogdanm 0:9b334a45a8ff 21 ** Copyright (c) 1997 - 2014 Freescale Semiconductor, Inc.
bogdanm 0:9b334a45a8ff 22 ** All rights reserved.
bogdanm 0:9b334a45a8ff 23 **
bogdanm 0:9b334a45a8ff 24 ** Redistribution and use in source and binary forms, with or without modification,
bogdanm 0:9b334a45a8ff 25 ** are permitted provided that the following conditions are met:
bogdanm 0:9b334a45a8ff 26 **
bogdanm 0:9b334a45a8ff 27 ** o Redistributions of source code must retain the above copyright notice, this list
bogdanm 0:9b334a45a8ff 28 ** of conditions and the following disclaimer.
bogdanm 0:9b334a45a8ff 29 **
bogdanm 0:9b334a45a8ff 30 ** o Redistributions in binary form must reproduce the above copyright notice, this
bogdanm 0:9b334a45a8ff 31 ** list of conditions and the following disclaimer in the documentation and/or
bogdanm 0:9b334a45a8ff 32 ** other materials provided with the distribution.
bogdanm 0:9b334a45a8ff 33 **
bogdanm 0:9b334a45a8ff 34 ** o Neither the name of Freescale Semiconductor, Inc. nor the names of its
bogdanm 0:9b334a45a8ff 35 ** contributors may be used to endorse or promote products derived from this
bogdanm 0:9b334a45a8ff 36 ** software without specific prior written permission.
bogdanm 0:9b334a45a8ff 37 **
bogdanm 0:9b334a45a8ff 38 ** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
bogdanm 0:9b334a45a8ff 39 ** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
bogdanm 0:9b334a45a8ff 40 ** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm 0:9b334a45a8ff 41 ** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
bogdanm 0:9b334a45a8ff 42 ** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
bogdanm 0:9b334a45a8ff 43 ** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
bogdanm 0:9b334a45a8ff 44 ** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
bogdanm 0:9b334a45a8ff 45 ** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
bogdanm 0:9b334a45a8ff 46 ** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
bogdanm 0:9b334a45a8ff 47 ** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm 0:9b334a45a8ff 48 **
bogdanm 0:9b334a45a8ff 49 ** http: www.freescale.com
bogdanm 0:9b334a45a8ff 50 ** mail: support@freescale.com
bogdanm 0:9b334a45a8ff 51 **
bogdanm 0:9b334a45a8ff 52 ** Revisions:
bogdanm 0:9b334a45a8ff 53 ** - rev. 1.0 (2013-08-12)
bogdanm 0:9b334a45a8ff 54 ** Initial version.
bogdanm 0:9b334a45a8ff 55 ** - rev. 2.0 (2013-10-29)
bogdanm 0:9b334a45a8ff 56 ** Register accessor macros added to the memory map.
bogdanm 0:9b334a45a8ff 57 ** Symbols for Processor Expert memory map compatibility added to the memory map.
bogdanm 0:9b334a45a8ff 58 ** Startup file for gcc has been updated according to CMSIS 3.2.
bogdanm 0:9b334a45a8ff 59 ** System initialization updated.
bogdanm 0:9b334a45a8ff 60 ** MCG - registers updated.
bogdanm 0:9b334a45a8ff 61 ** PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.
bogdanm 0:9b334a45a8ff 62 ** - rev. 2.1 (2013-10-30)
bogdanm 0:9b334a45a8ff 63 ** Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.
bogdanm 0:9b334a45a8ff 64 ** - rev. 2.2 (2013-12-09)
bogdanm 0:9b334a45a8ff 65 ** DMA - EARS register removed.
bogdanm 0:9b334a45a8ff 66 ** AIPS0, AIPS1 - MPRA register updated.
bogdanm 0:9b334a45a8ff 67 ** - rev. 2.3 (2014-01-24)
bogdanm 0:9b334a45a8ff 68 ** Update according to reference manual rev. 2
bogdanm 0:9b334a45a8ff 69 ** ENET, MCG, MCM, SIM, USB - registers updated
bogdanm 0:9b334a45a8ff 70 ** - rev. 2.4 (2014-02-10)
bogdanm 0:9b334a45a8ff 71 ** The declaration of clock configurations has been moved to separate header file system_MK64F12.h
bogdanm 0:9b334a45a8ff 72 ** Update of SystemInit() and SystemCoreClockUpdate() functions.
bogdanm 0:9b334a45a8ff 73 ** - rev. 2.5 (2014-02-10)
bogdanm 0:9b334a45a8ff 74 ** The declaration of clock configurations has been moved to separate header file system_MK64F12.h
bogdanm 0:9b334a45a8ff 75 ** Update of SystemInit() and SystemCoreClockUpdate() functions.
bogdanm 0:9b334a45a8ff 76 ** Module access macro module_BASES replaced by module_BASE_PTRS.
bogdanm 0:9b334a45a8ff 77 **
bogdanm 0:9b334a45a8ff 78 ** ###################################################################
bogdanm 0:9b334a45a8ff 79 */
bogdanm 0:9b334a45a8ff 80
bogdanm 0:9b334a45a8ff 81 /*!
bogdanm 0:9b334a45a8ff 82 * @file MK64F12.h
bogdanm 0:9b334a45a8ff 83 * @version 2.5
bogdanm 0:9b334a45a8ff 84 * @date 2014-02-10
bogdanm 0:9b334a45a8ff 85 * @brief CMSIS Peripheral Access Layer for MK64F12
bogdanm 0:9b334a45a8ff 86 *
bogdanm 0:9b334a45a8ff 87 * CMSIS Peripheral Access Layer for MK64F12
bogdanm 0:9b334a45a8ff 88 */
bogdanm 0:9b334a45a8ff 89
bogdanm 0:9b334a45a8ff 90
bogdanm 0:9b334a45a8ff 91 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 92 -- MCU activation
bogdanm 0:9b334a45a8ff 93 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 94
bogdanm 0:9b334a45a8ff 95 /* Prevention from multiple including the same memory map */
bogdanm 0:9b334a45a8ff 96 #if !defined(MK64F12_H_) /* Check if memory map has not been already included */
bogdanm 0:9b334a45a8ff 97 #define MK64F12_H_
bogdanm 0:9b334a45a8ff 98 #define MCU_MK64F12
bogdanm 0:9b334a45a8ff 99
bogdanm 0:9b334a45a8ff 100 /* Check if another memory map has not been also included */
bogdanm 0:9b334a45a8ff 101 #if (defined(MCU_ACTIVE))
bogdanm 0:9b334a45a8ff 102 #error MK64F12 memory map: There is already included another memory map. Only one memory map can be included.
bogdanm 0:9b334a45a8ff 103 #endif /* (defined(MCU_ACTIVE)) */
bogdanm 0:9b334a45a8ff 104 #define MCU_ACTIVE
bogdanm 0:9b334a45a8ff 105
bogdanm 0:9b334a45a8ff 106 #include <stdint.h>
bogdanm 0:9b334a45a8ff 107
bogdanm 0:9b334a45a8ff 108 /** Memory map major version (memory maps with equal major version number are
bogdanm 0:9b334a45a8ff 109 * compatible) */
bogdanm 0:9b334a45a8ff 110 #define MCU_MEM_MAP_VERSION 0x0200u
bogdanm 0:9b334a45a8ff 111 /** Memory map minor version */
bogdanm 0:9b334a45a8ff 112 #define MCU_MEM_MAP_VERSION_MINOR 0x0005u
bogdanm 0:9b334a45a8ff 113
bogdanm 0:9b334a45a8ff 114 /**
bogdanm 0:9b334a45a8ff 115 * @brief Macro to calculate address of an aliased word in the peripheral
bogdanm 0:9b334a45a8ff 116 * bitband area for a peripheral register and bit (bit band region 0x40000000 to
bogdanm 0:9b334a45a8ff 117 * 0x400FFFFF).
bogdanm 0:9b334a45a8ff 118 * @param Reg Register to access.
bogdanm 0:9b334a45a8ff 119 * @param Bit Bit number to access.
bogdanm 0:9b334a45a8ff 120 * @return Address of the aliased word in the peripheral bitband area.
bogdanm 0:9b334a45a8ff 121 */
bogdanm 0:9b334a45a8ff 122 #define BITBAND_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32_t)&(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))
bogdanm 0:9b334a45a8ff 123 /**
bogdanm 0:9b334a45a8ff 124 * @brief Macro to access a single bit of a peripheral register (bit band region
bogdanm 0:9b334a45a8ff 125 * 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
bogdanm 0:9b334a45a8ff 126 * be used for peripherals with 32bit access allowed.
bogdanm 0:9b334a45a8ff 127 * @param Reg Register to access.
bogdanm 0:9b334a45a8ff 128 * @param Bit Bit number to access.
bogdanm 0:9b334a45a8ff 129 * @return Value of the targeted bit in the bit band region.
bogdanm 0:9b334a45a8ff 130 */
bogdanm 0:9b334a45a8ff 131 #define BITBAND_REG32(Reg,Bit) (*((uint32_t volatile*)(BITBAND_REGADDR(Reg,Bit))))
bogdanm 0:9b334a45a8ff 132 #define BITBAND_REG(Reg,Bit) (BITBAND_REG32(Reg,Bit))
bogdanm 0:9b334a45a8ff 133 /**
bogdanm 0:9b334a45a8ff 134 * @brief Macro to access a single bit of a peripheral register (bit band region
bogdanm 0:9b334a45a8ff 135 * 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
bogdanm 0:9b334a45a8ff 136 * be used for peripherals with 16bit access allowed.
bogdanm 0:9b334a45a8ff 137 * @param Reg Register to access.
bogdanm 0:9b334a45a8ff 138 * @param Bit Bit number to access.
bogdanm 0:9b334a45a8ff 139 * @return Value of the targeted bit in the bit band region.
bogdanm 0:9b334a45a8ff 140 */
bogdanm 0:9b334a45a8ff 141 #define BITBAND_REG16(Reg,Bit) (*((uint16_t volatile*)(BITBAND_REGADDR(Reg,Bit))))
bogdanm 0:9b334a45a8ff 142 /**
bogdanm 0:9b334a45a8ff 143 * @brief Macro to access a single bit of a peripheral register (bit band region
bogdanm 0:9b334a45a8ff 144 * 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
bogdanm 0:9b334a45a8ff 145 * be used for peripherals with 8bit access allowed.
bogdanm 0:9b334a45a8ff 146 * @param Reg Register to access.
bogdanm 0:9b334a45a8ff 147 * @param Bit Bit number to access.
bogdanm 0:9b334a45a8ff 148 * @return Value of the targeted bit in the bit band region.
bogdanm 0:9b334a45a8ff 149 */
bogdanm 0:9b334a45a8ff 150 #define BITBAND_REG8(Reg,Bit) (*((uint8_t volatile*)(BITBAND_REGADDR(Reg,Bit))))
bogdanm 0:9b334a45a8ff 151
bogdanm 0:9b334a45a8ff 152 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 153 -- Interrupt vector numbers
bogdanm 0:9b334a45a8ff 154 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 155
bogdanm 0:9b334a45a8ff 156 /*!
bogdanm 0:9b334a45a8ff 157 * @addtogroup Interrupt_vector_numbers Interrupt vector numbers
bogdanm 0:9b334a45a8ff 158 * @{
bogdanm 0:9b334a45a8ff 159 */
bogdanm 0:9b334a45a8ff 160
bogdanm 0:9b334a45a8ff 161 /** Interrupt Number Definitions */
bogdanm 0:9b334a45a8ff 162 #define NUMBER_OF_INT_VECTORS 102 /**< Number of interrupts in the Vector table */
bogdanm 0:9b334a45a8ff 163
bogdanm 0:9b334a45a8ff 164 typedef enum IRQn {
bogdanm 0:9b334a45a8ff 165 /* Core interrupts */
bogdanm 0:9b334a45a8ff 166 NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
bogdanm 0:9b334a45a8ff 167 HardFault_IRQn = -13, /**< Cortex-M4 SV Hard Fault Interrupt */
bogdanm 0:9b334a45a8ff 168 MemoryManagement_IRQn = -12, /**< Cortex-M4 Memory Management Interrupt */
bogdanm 0:9b334a45a8ff 169 BusFault_IRQn = -11, /**< Cortex-M4 Bus Fault Interrupt */
bogdanm 0:9b334a45a8ff 170 UsageFault_IRQn = -10, /**< Cortex-M4 Usage Fault Interrupt */
bogdanm 0:9b334a45a8ff 171 SVCall_IRQn = -5, /**< Cortex-M4 SV Call Interrupt */
bogdanm 0:9b334a45a8ff 172 DebugMonitor_IRQn = -4, /**< Cortex-M4 Debug Monitor Interrupt */
bogdanm 0:9b334a45a8ff 173 PendSV_IRQn = -2, /**< Cortex-M4 Pend SV Interrupt */
bogdanm 0:9b334a45a8ff 174 SysTick_IRQn = -1, /**< Cortex-M4 System Tick Interrupt */
bogdanm 0:9b334a45a8ff 175
bogdanm 0:9b334a45a8ff 176 /* Device specific interrupts */
bogdanm 0:9b334a45a8ff 177 DMA0_IRQn = 0, /**< DMA Channel 0 Transfer Complete */
bogdanm 0:9b334a45a8ff 178 DMA1_IRQn = 1, /**< DMA Channel 1 Transfer Complete */
bogdanm 0:9b334a45a8ff 179 DMA2_IRQn = 2, /**< DMA Channel 2 Transfer Complete */
bogdanm 0:9b334a45a8ff 180 DMA3_IRQn = 3, /**< DMA Channel 3 Transfer Complete */
bogdanm 0:9b334a45a8ff 181 DMA4_IRQn = 4, /**< DMA Channel 4 Transfer Complete */
bogdanm 0:9b334a45a8ff 182 DMA5_IRQn = 5, /**< DMA Channel 5 Transfer Complete */
bogdanm 0:9b334a45a8ff 183 DMA6_IRQn = 6, /**< DMA Channel 6 Transfer Complete */
bogdanm 0:9b334a45a8ff 184 DMA7_IRQn = 7, /**< DMA Channel 7 Transfer Complete */
bogdanm 0:9b334a45a8ff 185 DMA8_IRQn = 8, /**< DMA Channel 8 Transfer Complete */
bogdanm 0:9b334a45a8ff 186 DMA9_IRQn = 9, /**< DMA Channel 9 Transfer Complete */
bogdanm 0:9b334a45a8ff 187 DMA10_IRQn = 10, /**< DMA Channel 10 Transfer Complete */
bogdanm 0:9b334a45a8ff 188 DMA11_IRQn = 11, /**< DMA Channel 11 Transfer Complete */
bogdanm 0:9b334a45a8ff 189 DMA12_IRQn = 12, /**< DMA Channel 12 Transfer Complete */
bogdanm 0:9b334a45a8ff 190 DMA13_IRQn = 13, /**< DMA Channel 13 Transfer Complete */
bogdanm 0:9b334a45a8ff 191 DMA14_IRQn = 14, /**< DMA Channel 14 Transfer Complete */
bogdanm 0:9b334a45a8ff 192 DMA15_IRQn = 15, /**< DMA Channel 15 Transfer Complete */
bogdanm 0:9b334a45a8ff 193 DMA_Error_IRQn = 16, /**< DMA Error Interrupt */
bogdanm 0:9b334a45a8ff 194 MCM_IRQn = 17, /**< Normal Interrupt */
bogdanm 0:9b334a45a8ff 195 FTFE_IRQn = 18, /**< FTFE Command complete interrupt */
bogdanm 0:9b334a45a8ff 196 Read_Collision_IRQn = 19, /**< Read Collision Interrupt */
bogdanm 0:9b334a45a8ff 197 LVD_LVW_IRQn = 20, /**< Low Voltage Detect, Low Voltage Warning */
bogdanm 0:9b334a45a8ff 198 LLW_IRQn = 21, /**< Low Leakage Wakeup */
bogdanm 0:9b334a45a8ff 199 Watchdog_IRQn = 22, /**< WDOG Interrupt */
bogdanm 0:9b334a45a8ff 200 RNG_IRQn = 23, /**< RNG Interrupt */
bogdanm 0:9b334a45a8ff 201 I2C0_IRQn = 24, /**< I2C0 interrupt */
bogdanm 0:9b334a45a8ff 202 I2C1_IRQn = 25, /**< I2C1 interrupt */
bogdanm 0:9b334a45a8ff 203 SPI0_IRQn = 26, /**< SPI0 Interrupt */
bogdanm 0:9b334a45a8ff 204 SPI1_IRQn = 27, /**< SPI1 Interrupt */
bogdanm 0:9b334a45a8ff 205 I2S0_Tx_IRQn = 28, /**< I2S0 transmit interrupt */
bogdanm 0:9b334a45a8ff 206 I2S0_Rx_IRQn = 29, /**< I2S0 receive interrupt */
bogdanm 0:9b334a45a8ff 207 UART0_LON_IRQn = 30, /**< UART0 LON interrupt */
bogdanm 0:9b334a45a8ff 208 UART0_RX_TX_IRQn = 31, /**< UART0 Receive/Transmit interrupt */
bogdanm 0:9b334a45a8ff 209 UART0_ERR_IRQn = 32, /**< UART0 Error interrupt */
bogdanm 0:9b334a45a8ff 210 UART1_RX_TX_IRQn = 33, /**< UART1 Receive/Transmit interrupt */
bogdanm 0:9b334a45a8ff 211 UART1_ERR_IRQn = 34, /**< UART1 Error interrupt */
bogdanm 0:9b334a45a8ff 212 UART2_RX_TX_IRQn = 35, /**< UART2 Receive/Transmit interrupt */
bogdanm 0:9b334a45a8ff 213 UART2_ERR_IRQn = 36, /**< UART2 Error interrupt */
bogdanm 0:9b334a45a8ff 214 UART3_RX_TX_IRQn = 37, /**< UART3 Receive/Transmit interrupt */
bogdanm 0:9b334a45a8ff 215 UART3_ERR_IRQn = 38, /**< UART3 Error interrupt */
bogdanm 0:9b334a45a8ff 216 ADC0_IRQn = 39, /**< ADC0 interrupt */
bogdanm 0:9b334a45a8ff 217 CMP0_IRQn = 40, /**< CMP0 interrupt */
bogdanm 0:9b334a45a8ff 218 CMP1_IRQn = 41, /**< CMP1 interrupt */
bogdanm 0:9b334a45a8ff 219 FTM0_IRQn = 42, /**< FTM0 fault, overflow and channels interrupt */
bogdanm 0:9b334a45a8ff 220 FTM1_IRQn = 43, /**< FTM1 fault, overflow and channels interrupt */
bogdanm 0:9b334a45a8ff 221 FTM2_IRQn = 44, /**< FTM2 fault, overflow and channels interrupt */
bogdanm 0:9b334a45a8ff 222 CMT_IRQn = 45, /**< CMT interrupt */
bogdanm 0:9b334a45a8ff 223 RTC_IRQn = 46, /**< RTC interrupt */
bogdanm 0:9b334a45a8ff 224 RTC_Seconds_IRQn = 47, /**< RTC seconds interrupt */
bogdanm 0:9b334a45a8ff 225 PIT0_IRQn = 48, /**< PIT timer channel 0 interrupt */
bogdanm 0:9b334a45a8ff 226 PIT1_IRQn = 49, /**< PIT timer channel 1 interrupt */
bogdanm 0:9b334a45a8ff 227 PIT2_IRQn = 50, /**< PIT timer channel 2 interrupt */
bogdanm 0:9b334a45a8ff 228 PIT3_IRQn = 51, /**< PIT timer channel 3 interrupt */
bogdanm 0:9b334a45a8ff 229 PDB0_IRQn = 52, /**< PDB0 Interrupt */
bogdanm 0:9b334a45a8ff 230 USB0_IRQn = 53, /**< USB0 interrupt */
bogdanm 0:9b334a45a8ff 231 USBDCD_IRQn = 54, /**< USBDCD Interrupt */
bogdanm 0:9b334a45a8ff 232 Reserved71_IRQn = 55, /**< Reserved interrupt 71 */
bogdanm 0:9b334a45a8ff 233 DAC0_IRQn = 56, /**< DAC0 interrupt */
bogdanm 0:9b334a45a8ff 234 MCG_IRQn = 57, /**< MCG Interrupt */
bogdanm 0:9b334a45a8ff 235 LPTimer_IRQn = 58, /**< LPTimer interrupt */
bogdanm 0:9b334a45a8ff 236 PORTA_IRQn = 59, /**< Port A interrupt */
bogdanm 0:9b334a45a8ff 237 PORTB_IRQn = 60, /**< Port B interrupt */
bogdanm 0:9b334a45a8ff 238 PORTC_IRQn = 61, /**< Port C interrupt */
bogdanm 0:9b334a45a8ff 239 PORTD_IRQn = 62, /**< Port D interrupt */
bogdanm 0:9b334a45a8ff 240 PORTE_IRQn = 63, /**< Port E interrupt */
bogdanm 0:9b334a45a8ff 241 SWI_IRQn = 64, /**< Software interrupt */
bogdanm 0:9b334a45a8ff 242 SPI2_IRQn = 65, /**< SPI2 Interrupt */
bogdanm 0:9b334a45a8ff 243 UART4_RX_TX_IRQn = 66, /**< UART4 Receive/Transmit interrupt */
bogdanm 0:9b334a45a8ff 244 UART4_ERR_IRQn = 67, /**< UART4 Error interrupt */
bogdanm 0:9b334a45a8ff 245 UART5_RX_TX_IRQn = 68, /**< UART5 Receive/Transmit interrupt */
bogdanm 0:9b334a45a8ff 246 UART5_ERR_IRQn = 69, /**< UART5 Error interrupt */
bogdanm 0:9b334a45a8ff 247 CMP2_IRQn = 70, /**< CMP2 interrupt */
bogdanm 0:9b334a45a8ff 248 FTM3_IRQn = 71, /**< FTM3 fault, overflow and channels interrupt */
bogdanm 0:9b334a45a8ff 249 DAC1_IRQn = 72, /**< DAC1 interrupt */
bogdanm 0:9b334a45a8ff 250 ADC1_IRQn = 73, /**< ADC1 interrupt */
bogdanm 0:9b334a45a8ff 251 I2C2_IRQn = 74, /**< I2C2 interrupt */
bogdanm 0:9b334a45a8ff 252 CAN0_ORed_Message_buffer_IRQn = 75, /**< CAN0 OR'd message buffers interrupt */
bogdanm 0:9b334a45a8ff 253 CAN0_Bus_Off_IRQn = 76, /**< CAN0 bus off interrupt */
bogdanm 0:9b334a45a8ff 254 CAN0_Error_IRQn = 77, /**< CAN0 error interrupt */
bogdanm 0:9b334a45a8ff 255 CAN0_Tx_Warning_IRQn = 78, /**< CAN0 Tx warning interrupt */
bogdanm 0:9b334a45a8ff 256 CAN0_Rx_Warning_IRQn = 79, /**< CAN0 Rx warning interrupt */
bogdanm 0:9b334a45a8ff 257 CAN0_Wake_Up_IRQn = 80, /**< CAN0 wake up interrupt */
bogdanm 0:9b334a45a8ff 258 SDHC_IRQn = 81, /**< SDHC interrupt */
bogdanm 0:9b334a45a8ff 259 ENET_1588_Timer_IRQn = 82, /**< Ethernet MAC IEEE 1588 Timer Interrupt */
bogdanm 0:9b334a45a8ff 260 ENET_Transmit_IRQn = 83, /**< Ethernet MAC Transmit Interrupt */
bogdanm 0:9b334a45a8ff 261 ENET_Receive_IRQn = 84, /**< Ethernet MAC Receive Interrupt */
bogdanm 0:9b334a45a8ff 262 ENET_Error_IRQn = 85 /**< Ethernet MAC Error and miscelaneous Interrupt */
bogdanm 0:9b334a45a8ff 263 } IRQn_Type;
bogdanm 0:9b334a45a8ff 264
bogdanm 0:9b334a45a8ff 265 /*!
bogdanm 0:9b334a45a8ff 266 * @}
bogdanm 0:9b334a45a8ff 267 */ /* end of group Interrupt_vector_numbers */
bogdanm 0:9b334a45a8ff 268
bogdanm 0:9b334a45a8ff 269
bogdanm 0:9b334a45a8ff 270 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 271 -- Cortex M4 Core Configuration
bogdanm 0:9b334a45a8ff 272 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 273
bogdanm 0:9b334a45a8ff 274 /*!
bogdanm 0:9b334a45a8ff 275 * @addtogroup Cortex_Core_Configuration Cortex M4 Core Configuration
bogdanm 0:9b334a45a8ff 276 * @{
bogdanm 0:9b334a45a8ff 277 */
bogdanm 0:9b334a45a8ff 278
bogdanm 0:9b334a45a8ff 279 #define __MPU_PRESENT 0 /**< Defines if an MPU is present or not */
bogdanm 0:9b334a45a8ff 280 #define __NVIC_PRIO_BITS 4 /**< Number of priority bits implemented in the NVIC */
bogdanm 0:9b334a45a8ff 281 #define __Vendor_SysTickConfig 0 /**< Vendor specific implementation of SysTickConfig is defined */
bogdanm 0:9b334a45a8ff 282 #define __FPU_PRESENT 1 /**< Defines if an FPU is present or not */
bogdanm 0:9b334a45a8ff 283
bogdanm 0:9b334a45a8ff 284 #include "core_cm4.h" /* Core Peripheral Access Layer */
bogdanm 0:9b334a45a8ff 285 #include "system_MK64F12.h" /* Device specific configuration file */
bogdanm 0:9b334a45a8ff 286
bogdanm 0:9b334a45a8ff 287 /*!
bogdanm 0:9b334a45a8ff 288 * @}
bogdanm 0:9b334a45a8ff 289 */ /* end of group Cortex_Core_Configuration */
bogdanm 0:9b334a45a8ff 290
bogdanm 0:9b334a45a8ff 291
bogdanm 0:9b334a45a8ff 292 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 293 -- Device Peripheral Access Layer
bogdanm 0:9b334a45a8ff 294 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 295
bogdanm 0:9b334a45a8ff 296 /*!
bogdanm 0:9b334a45a8ff 297 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
bogdanm 0:9b334a45a8ff 298 * @{
bogdanm 0:9b334a45a8ff 299 */
bogdanm 0:9b334a45a8ff 300
bogdanm 0:9b334a45a8ff 301
bogdanm 0:9b334a45a8ff 302 /*
bogdanm 0:9b334a45a8ff 303 ** Start of section using anonymous unions
bogdanm 0:9b334a45a8ff 304 */
bogdanm 0:9b334a45a8ff 305
bogdanm 0:9b334a45a8ff 306 #if defined(__ARMCC_VERSION)
bogdanm 0:9b334a45a8ff 307 #pragma push
bogdanm 0:9b334a45a8ff 308 #pragma anon_unions
bogdanm 0:9b334a45a8ff 309 #elif defined(__CWCC__)
bogdanm 0:9b334a45a8ff 310 #pragma push
bogdanm 0:9b334a45a8ff 311 #pragma cpp_extensions on
bogdanm 0:9b334a45a8ff 312 #elif defined(__GNUC__)
bogdanm 0:9b334a45a8ff 313 /* anonymous unions are enabled by default */
bogdanm 0:9b334a45a8ff 314 #elif defined(__IAR_SYSTEMS_ICC__)
bogdanm 0:9b334a45a8ff 315 #pragma language=extended
bogdanm 0:9b334a45a8ff 316 #else
bogdanm 0:9b334a45a8ff 317 #error Not supported compiler type
bogdanm 0:9b334a45a8ff 318 #endif
bogdanm 0:9b334a45a8ff 319
bogdanm 0:9b334a45a8ff 320 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 321 -- ADC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 322 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 323
bogdanm 0:9b334a45a8ff 324 /*!
bogdanm 0:9b334a45a8ff 325 * @addtogroup ADC_Peripheral_Access_Layer ADC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 326 * @{
bogdanm 0:9b334a45a8ff 327 */
bogdanm 0:9b334a45a8ff 328
bogdanm 0:9b334a45a8ff 329 /** ADC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 330 typedef struct {
bogdanm 0:9b334a45a8ff 331 __IO uint32_t SC1[2]; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 332 __IO uint32_t CFG1; /**< ADC Configuration Register 1, offset: 0x8 */
bogdanm 0:9b334a45a8ff 333 __IO uint32_t CFG2; /**< ADC Configuration Register 2, offset: 0xC */
bogdanm 0:9b334a45a8ff 334 __I uint32_t R[2]; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
bogdanm 0:9b334a45a8ff 335 __IO uint32_t CV1; /**< Compare Value Registers, offset: 0x18 */
bogdanm 0:9b334a45a8ff 336 __IO uint32_t CV2; /**< Compare Value Registers, offset: 0x1C */
bogdanm 0:9b334a45a8ff 337 __IO uint32_t SC2; /**< Status and Control Register 2, offset: 0x20 */
bogdanm 0:9b334a45a8ff 338 __IO uint32_t SC3; /**< Status and Control Register 3, offset: 0x24 */
bogdanm 0:9b334a45a8ff 339 __IO uint32_t OFS; /**< ADC Offset Correction Register, offset: 0x28 */
bogdanm 0:9b334a45a8ff 340 __IO uint32_t PG; /**< ADC Plus-Side Gain Register, offset: 0x2C */
bogdanm 0:9b334a45a8ff 341 __IO uint32_t MG; /**< ADC Minus-Side Gain Register, offset: 0x30 */
bogdanm 0:9b334a45a8ff 342 __IO uint32_t CLPD; /**< ADC Plus-Side General Calibration Value Register, offset: 0x34 */
bogdanm 0:9b334a45a8ff 343 __IO uint32_t CLPS; /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
bogdanm 0:9b334a45a8ff 344 __IO uint32_t CLP4; /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
bogdanm 0:9b334a45a8ff 345 __IO uint32_t CLP3; /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
bogdanm 0:9b334a45a8ff 346 __IO uint32_t CLP2; /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
bogdanm 0:9b334a45a8ff 347 __IO uint32_t CLP1; /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
bogdanm 0:9b334a45a8ff 348 __IO uint32_t CLP0; /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
bogdanm 0:9b334a45a8ff 349 uint8_t RESERVED_0[4];
bogdanm 0:9b334a45a8ff 350 __IO uint32_t CLMD; /**< ADC Minus-Side General Calibration Value Register, offset: 0x54 */
bogdanm 0:9b334a45a8ff 351 __IO uint32_t CLMS; /**< ADC Minus-Side General Calibration Value Register, offset: 0x58 */
bogdanm 0:9b334a45a8ff 352 __IO uint32_t CLM4; /**< ADC Minus-Side General Calibration Value Register, offset: 0x5C */
bogdanm 0:9b334a45a8ff 353 __IO uint32_t CLM3; /**< ADC Minus-Side General Calibration Value Register, offset: 0x60 */
bogdanm 0:9b334a45a8ff 354 __IO uint32_t CLM2; /**< ADC Minus-Side General Calibration Value Register, offset: 0x64 */
bogdanm 0:9b334a45a8ff 355 __IO uint32_t CLM1; /**< ADC Minus-Side General Calibration Value Register, offset: 0x68 */
bogdanm 0:9b334a45a8ff 356 __IO uint32_t CLM0; /**< ADC Minus-Side General Calibration Value Register, offset: 0x6C */
bogdanm 0:9b334a45a8ff 357 } ADC_Type, *ADC_MemMapPtr;
bogdanm 0:9b334a45a8ff 358
bogdanm 0:9b334a45a8ff 359 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 360 -- ADC - Register accessor macros
bogdanm 0:9b334a45a8ff 361 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 362
bogdanm 0:9b334a45a8ff 363 /*!
bogdanm 0:9b334a45a8ff 364 * @addtogroup ADC_Register_Accessor_Macros ADC - Register accessor macros
bogdanm 0:9b334a45a8ff 365 * @{
bogdanm 0:9b334a45a8ff 366 */
bogdanm 0:9b334a45a8ff 367
bogdanm 0:9b334a45a8ff 368
bogdanm 0:9b334a45a8ff 369 /* ADC - Register accessors */
bogdanm 0:9b334a45a8ff 370 #define ADC_SC1_REG(base,index) ((base)->SC1[index])
bogdanm 0:9b334a45a8ff 371 #define ADC_CFG1_REG(base) ((base)->CFG1)
bogdanm 0:9b334a45a8ff 372 #define ADC_CFG2_REG(base) ((base)->CFG2)
bogdanm 0:9b334a45a8ff 373 #define ADC_R_REG(base,index) ((base)->R[index])
bogdanm 0:9b334a45a8ff 374 #define ADC_CV1_REG(base) ((base)->CV1)
bogdanm 0:9b334a45a8ff 375 #define ADC_CV2_REG(base) ((base)->CV2)
bogdanm 0:9b334a45a8ff 376 #define ADC_SC2_REG(base) ((base)->SC2)
bogdanm 0:9b334a45a8ff 377 #define ADC_SC3_REG(base) ((base)->SC3)
bogdanm 0:9b334a45a8ff 378 #define ADC_OFS_REG(base) ((base)->OFS)
bogdanm 0:9b334a45a8ff 379 #define ADC_PG_REG(base) ((base)->PG)
bogdanm 0:9b334a45a8ff 380 #define ADC_MG_REG(base) ((base)->MG)
bogdanm 0:9b334a45a8ff 381 #define ADC_CLPD_REG(base) ((base)->CLPD)
bogdanm 0:9b334a45a8ff 382 #define ADC_CLPS_REG(base) ((base)->CLPS)
bogdanm 0:9b334a45a8ff 383 #define ADC_CLP4_REG(base) ((base)->CLP4)
bogdanm 0:9b334a45a8ff 384 #define ADC_CLP3_REG(base) ((base)->CLP3)
bogdanm 0:9b334a45a8ff 385 #define ADC_CLP2_REG(base) ((base)->CLP2)
bogdanm 0:9b334a45a8ff 386 #define ADC_CLP1_REG(base) ((base)->CLP1)
bogdanm 0:9b334a45a8ff 387 #define ADC_CLP0_REG(base) ((base)->CLP0)
bogdanm 0:9b334a45a8ff 388 #define ADC_CLMD_REG(base) ((base)->CLMD)
bogdanm 0:9b334a45a8ff 389 #define ADC_CLMS_REG(base) ((base)->CLMS)
bogdanm 0:9b334a45a8ff 390 #define ADC_CLM4_REG(base) ((base)->CLM4)
bogdanm 0:9b334a45a8ff 391 #define ADC_CLM3_REG(base) ((base)->CLM3)
bogdanm 0:9b334a45a8ff 392 #define ADC_CLM2_REG(base) ((base)->CLM2)
bogdanm 0:9b334a45a8ff 393 #define ADC_CLM1_REG(base) ((base)->CLM1)
bogdanm 0:9b334a45a8ff 394 #define ADC_CLM0_REG(base) ((base)->CLM0)
bogdanm 0:9b334a45a8ff 395
bogdanm 0:9b334a45a8ff 396 /*!
bogdanm 0:9b334a45a8ff 397 * @}
bogdanm 0:9b334a45a8ff 398 */ /* end of group ADC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 399
bogdanm 0:9b334a45a8ff 400
bogdanm 0:9b334a45a8ff 401 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 402 -- ADC Register Masks
bogdanm 0:9b334a45a8ff 403 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 404
bogdanm 0:9b334a45a8ff 405 /*!
bogdanm 0:9b334a45a8ff 406 * @addtogroup ADC_Register_Masks ADC Register Masks
bogdanm 0:9b334a45a8ff 407 * @{
bogdanm 0:9b334a45a8ff 408 */
bogdanm 0:9b334a45a8ff 409
bogdanm 0:9b334a45a8ff 410 /* SC1 Bit Fields */
bogdanm 0:9b334a45a8ff 411 #define ADC_SC1_ADCH_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 412 #define ADC_SC1_ADCH_SHIFT 0
bogdanm 0:9b334a45a8ff 413 #define ADC_SC1_ADCH(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC1_ADCH_SHIFT))&ADC_SC1_ADCH_MASK)
bogdanm 0:9b334a45a8ff 414 #define ADC_SC1_DIFF_MASK 0x20u
bogdanm 0:9b334a45a8ff 415 #define ADC_SC1_DIFF_SHIFT 5
bogdanm 0:9b334a45a8ff 416 #define ADC_SC1_AIEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 417 #define ADC_SC1_AIEN_SHIFT 6
bogdanm 0:9b334a45a8ff 418 #define ADC_SC1_COCO_MASK 0x80u
bogdanm 0:9b334a45a8ff 419 #define ADC_SC1_COCO_SHIFT 7
bogdanm 0:9b334a45a8ff 420 /* CFG1 Bit Fields */
bogdanm 0:9b334a45a8ff 421 #define ADC_CFG1_ADICLK_MASK 0x3u
bogdanm 0:9b334a45a8ff 422 #define ADC_CFG1_ADICLK_SHIFT 0
bogdanm 0:9b334a45a8ff 423 #define ADC_CFG1_ADICLK(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADICLK_SHIFT))&ADC_CFG1_ADICLK_MASK)
bogdanm 0:9b334a45a8ff 424 #define ADC_CFG1_MODE_MASK 0xCu
bogdanm 0:9b334a45a8ff 425 #define ADC_CFG1_MODE_SHIFT 2
bogdanm 0:9b334a45a8ff 426 #define ADC_CFG1_MODE(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_MODE_SHIFT))&ADC_CFG1_MODE_MASK)
bogdanm 0:9b334a45a8ff 427 #define ADC_CFG1_ADLSMP_MASK 0x10u
bogdanm 0:9b334a45a8ff 428 #define ADC_CFG1_ADLSMP_SHIFT 4
bogdanm 0:9b334a45a8ff 429 #define ADC_CFG1_ADIV_MASK 0x60u
bogdanm 0:9b334a45a8ff 430 #define ADC_CFG1_ADIV_SHIFT 5
bogdanm 0:9b334a45a8ff 431 #define ADC_CFG1_ADIV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADIV_SHIFT))&ADC_CFG1_ADIV_MASK)
bogdanm 0:9b334a45a8ff 432 #define ADC_CFG1_ADLPC_MASK 0x80u
bogdanm 0:9b334a45a8ff 433 #define ADC_CFG1_ADLPC_SHIFT 7
bogdanm 0:9b334a45a8ff 434 /* CFG2 Bit Fields */
bogdanm 0:9b334a45a8ff 435 #define ADC_CFG2_ADLSTS_MASK 0x3u
bogdanm 0:9b334a45a8ff 436 #define ADC_CFG2_ADLSTS_SHIFT 0
bogdanm 0:9b334a45a8ff 437 #define ADC_CFG2_ADLSTS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG2_ADLSTS_SHIFT))&ADC_CFG2_ADLSTS_MASK)
bogdanm 0:9b334a45a8ff 438 #define ADC_CFG2_ADHSC_MASK 0x4u
bogdanm 0:9b334a45a8ff 439 #define ADC_CFG2_ADHSC_SHIFT 2
bogdanm 0:9b334a45a8ff 440 #define ADC_CFG2_ADACKEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 441 #define ADC_CFG2_ADACKEN_SHIFT 3
bogdanm 0:9b334a45a8ff 442 #define ADC_CFG2_MUXSEL_MASK 0x10u
bogdanm 0:9b334a45a8ff 443 #define ADC_CFG2_MUXSEL_SHIFT 4
bogdanm 0:9b334a45a8ff 444 /* R Bit Fields */
bogdanm 0:9b334a45a8ff 445 #define ADC_R_D_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 446 #define ADC_R_D_SHIFT 0
bogdanm 0:9b334a45a8ff 447 #define ADC_R_D(x) (((uint32_t)(((uint32_t)(x))<<ADC_R_D_SHIFT))&ADC_R_D_MASK)
bogdanm 0:9b334a45a8ff 448 /* CV1 Bit Fields */
bogdanm 0:9b334a45a8ff 449 #define ADC_CV1_CV_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 450 #define ADC_CV1_CV_SHIFT 0
bogdanm 0:9b334a45a8ff 451 #define ADC_CV1_CV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CV1_CV_SHIFT))&ADC_CV1_CV_MASK)
bogdanm 0:9b334a45a8ff 452 /* CV2 Bit Fields */
bogdanm 0:9b334a45a8ff 453 #define ADC_CV2_CV_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 454 #define ADC_CV2_CV_SHIFT 0
bogdanm 0:9b334a45a8ff 455 #define ADC_CV2_CV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CV2_CV_SHIFT))&ADC_CV2_CV_MASK)
bogdanm 0:9b334a45a8ff 456 /* SC2 Bit Fields */
bogdanm 0:9b334a45a8ff 457 #define ADC_SC2_REFSEL_MASK 0x3u
bogdanm 0:9b334a45a8ff 458 #define ADC_SC2_REFSEL_SHIFT 0
bogdanm 0:9b334a45a8ff 459 #define ADC_SC2_REFSEL(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC2_REFSEL_SHIFT))&ADC_SC2_REFSEL_MASK)
bogdanm 0:9b334a45a8ff 460 #define ADC_SC2_DMAEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 461 #define ADC_SC2_DMAEN_SHIFT 2
bogdanm 0:9b334a45a8ff 462 #define ADC_SC2_ACREN_MASK 0x8u
bogdanm 0:9b334a45a8ff 463 #define ADC_SC2_ACREN_SHIFT 3
bogdanm 0:9b334a45a8ff 464 #define ADC_SC2_ACFGT_MASK 0x10u
bogdanm 0:9b334a45a8ff 465 #define ADC_SC2_ACFGT_SHIFT 4
bogdanm 0:9b334a45a8ff 466 #define ADC_SC2_ACFE_MASK 0x20u
bogdanm 0:9b334a45a8ff 467 #define ADC_SC2_ACFE_SHIFT 5
bogdanm 0:9b334a45a8ff 468 #define ADC_SC2_ADTRG_MASK 0x40u
bogdanm 0:9b334a45a8ff 469 #define ADC_SC2_ADTRG_SHIFT 6
bogdanm 0:9b334a45a8ff 470 #define ADC_SC2_ADACT_MASK 0x80u
bogdanm 0:9b334a45a8ff 471 #define ADC_SC2_ADACT_SHIFT 7
bogdanm 0:9b334a45a8ff 472 /* SC3 Bit Fields */
bogdanm 0:9b334a45a8ff 473 #define ADC_SC3_AVGS_MASK 0x3u
bogdanm 0:9b334a45a8ff 474 #define ADC_SC3_AVGS_SHIFT 0
bogdanm 0:9b334a45a8ff 475 #define ADC_SC3_AVGS(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGS_SHIFT))&ADC_SC3_AVGS_MASK)
bogdanm 0:9b334a45a8ff 476 #define ADC_SC3_AVGE_MASK 0x4u
bogdanm 0:9b334a45a8ff 477 #define ADC_SC3_AVGE_SHIFT 2
bogdanm 0:9b334a45a8ff 478 #define ADC_SC3_ADCO_MASK 0x8u
bogdanm 0:9b334a45a8ff 479 #define ADC_SC3_ADCO_SHIFT 3
bogdanm 0:9b334a45a8ff 480 #define ADC_SC3_CALF_MASK 0x40u
bogdanm 0:9b334a45a8ff 481 #define ADC_SC3_CALF_SHIFT 6
bogdanm 0:9b334a45a8ff 482 #define ADC_SC3_CAL_MASK 0x80u
bogdanm 0:9b334a45a8ff 483 #define ADC_SC3_CAL_SHIFT 7
bogdanm 0:9b334a45a8ff 484 /* OFS Bit Fields */
bogdanm 0:9b334a45a8ff 485 #define ADC_OFS_OFS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 486 #define ADC_OFS_OFS_SHIFT 0
bogdanm 0:9b334a45a8ff 487 #define ADC_OFS_OFS(x) (((uint32_t)(((uint32_t)(x))<<ADC_OFS_OFS_SHIFT))&ADC_OFS_OFS_MASK)
bogdanm 0:9b334a45a8ff 488 /* PG Bit Fields */
bogdanm 0:9b334a45a8ff 489 #define ADC_PG_PG_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 490 #define ADC_PG_PG_SHIFT 0
bogdanm 0:9b334a45a8ff 491 #define ADC_PG_PG(x) (((uint32_t)(((uint32_t)(x))<<ADC_PG_PG_SHIFT))&ADC_PG_PG_MASK)
bogdanm 0:9b334a45a8ff 492 /* MG Bit Fields */
bogdanm 0:9b334a45a8ff 493 #define ADC_MG_MG_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 494 #define ADC_MG_MG_SHIFT 0
bogdanm 0:9b334a45a8ff 495 #define ADC_MG_MG(x) (((uint32_t)(((uint32_t)(x))<<ADC_MG_MG_SHIFT))&ADC_MG_MG_MASK)
bogdanm 0:9b334a45a8ff 496 /* CLPD Bit Fields */
bogdanm 0:9b334a45a8ff 497 #define ADC_CLPD_CLPD_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 498 #define ADC_CLPD_CLPD_SHIFT 0
bogdanm 0:9b334a45a8ff 499 #define ADC_CLPD_CLPD(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLPD_CLPD_SHIFT))&ADC_CLPD_CLPD_MASK)
bogdanm 0:9b334a45a8ff 500 /* CLPS Bit Fields */
bogdanm 0:9b334a45a8ff 501 #define ADC_CLPS_CLPS_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 502 #define ADC_CLPS_CLPS_SHIFT 0
bogdanm 0:9b334a45a8ff 503 #define ADC_CLPS_CLPS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLPS_CLPS_SHIFT))&ADC_CLPS_CLPS_MASK)
bogdanm 0:9b334a45a8ff 504 /* CLP4 Bit Fields */
bogdanm 0:9b334a45a8ff 505 #define ADC_CLP4_CLP4_MASK 0x3FFu
bogdanm 0:9b334a45a8ff 506 #define ADC_CLP4_CLP4_SHIFT 0
bogdanm 0:9b334a45a8ff 507 #define ADC_CLP4_CLP4(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP4_CLP4_SHIFT))&ADC_CLP4_CLP4_MASK)
bogdanm 0:9b334a45a8ff 508 /* CLP3 Bit Fields */
bogdanm 0:9b334a45a8ff 509 #define ADC_CLP3_CLP3_MASK 0x1FFu
bogdanm 0:9b334a45a8ff 510 #define ADC_CLP3_CLP3_SHIFT 0
bogdanm 0:9b334a45a8ff 511 #define ADC_CLP3_CLP3(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP3_CLP3_SHIFT))&ADC_CLP3_CLP3_MASK)
bogdanm 0:9b334a45a8ff 512 /* CLP2 Bit Fields */
bogdanm 0:9b334a45a8ff 513 #define ADC_CLP2_CLP2_MASK 0xFFu
bogdanm 0:9b334a45a8ff 514 #define ADC_CLP2_CLP2_SHIFT 0
bogdanm 0:9b334a45a8ff 515 #define ADC_CLP2_CLP2(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP2_CLP2_SHIFT))&ADC_CLP2_CLP2_MASK)
bogdanm 0:9b334a45a8ff 516 /* CLP1 Bit Fields */
bogdanm 0:9b334a45a8ff 517 #define ADC_CLP1_CLP1_MASK 0x7Fu
bogdanm 0:9b334a45a8ff 518 #define ADC_CLP1_CLP1_SHIFT 0
bogdanm 0:9b334a45a8ff 519 #define ADC_CLP1_CLP1(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP1_CLP1_SHIFT))&ADC_CLP1_CLP1_MASK)
bogdanm 0:9b334a45a8ff 520 /* CLP0 Bit Fields */
bogdanm 0:9b334a45a8ff 521 #define ADC_CLP0_CLP0_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 522 #define ADC_CLP0_CLP0_SHIFT 0
bogdanm 0:9b334a45a8ff 523 #define ADC_CLP0_CLP0(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP0_CLP0_SHIFT))&ADC_CLP0_CLP0_MASK)
bogdanm 0:9b334a45a8ff 524 /* CLMD Bit Fields */
bogdanm 0:9b334a45a8ff 525 #define ADC_CLMD_CLMD_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 526 #define ADC_CLMD_CLMD_SHIFT 0
bogdanm 0:9b334a45a8ff 527 #define ADC_CLMD_CLMD(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLMD_CLMD_SHIFT))&ADC_CLMD_CLMD_MASK)
bogdanm 0:9b334a45a8ff 528 /* CLMS Bit Fields */
bogdanm 0:9b334a45a8ff 529 #define ADC_CLMS_CLMS_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 530 #define ADC_CLMS_CLMS_SHIFT 0
bogdanm 0:9b334a45a8ff 531 #define ADC_CLMS_CLMS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLMS_CLMS_SHIFT))&ADC_CLMS_CLMS_MASK)
bogdanm 0:9b334a45a8ff 532 /* CLM4 Bit Fields */
bogdanm 0:9b334a45a8ff 533 #define ADC_CLM4_CLM4_MASK 0x3FFu
bogdanm 0:9b334a45a8ff 534 #define ADC_CLM4_CLM4_SHIFT 0
bogdanm 0:9b334a45a8ff 535 #define ADC_CLM4_CLM4(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM4_CLM4_SHIFT))&ADC_CLM4_CLM4_MASK)
bogdanm 0:9b334a45a8ff 536 /* CLM3 Bit Fields */
bogdanm 0:9b334a45a8ff 537 #define ADC_CLM3_CLM3_MASK 0x1FFu
bogdanm 0:9b334a45a8ff 538 #define ADC_CLM3_CLM3_SHIFT 0
bogdanm 0:9b334a45a8ff 539 #define ADC_CLM3_CLM3(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM3_CLM3_SHIFT))&ADC_CLM3_CLM3_MASK)
bogdanm 0:9b334a45a8ff 540 /* CLM2 Bit Fields */
bogdanm 0:9b334a45a8ff 541 #define ADC_CLM2_CLM2_MASK 0xFFu
bogdanm 0:9b334a45a8ff 542 #define ADC_CLM2_CLM2_SHIFT 0
bogdanm 0:9b334a45a8ff 543 #define ADC_CLM2_CLM2(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM2_CLM2_SHIFT))&ADC_CLM2_CLM2_MASK)
bogdanm 0:9b334a45a8ff 544 /* CLM1 Bit Fields */
bogdanm 0:9b334a45a8ff 545 #define ADC_CLM1_CLM1_MASK 0x7Fu
bogdanm 0:9b334a45a8ff 546 #define ADC_CLM1_CLM1_SHIFT 0
bogdanm 0:9b334a45a8ff 547 #define ADC_CLM1_CLM1(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM1_CLM1_SHIFT))&ADC_CLM1_CLM1_MASK)
bogdanm 0:9b334a45a8ff 548 /* CLM0 Bit Fields */
bogdanm 0:9b334a45a8ff 549 #define ADC_CLM0_CLM0_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 550 #define ADC_CLM0_CLM0_SHIFT 0
bogdanm 0:9b334a45a8ff 551 #define ADC_CLM0_CLM0(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM0_CLM0_SHIFT))&ADC_CLM0_CLM0_MASK)
bogdanm 0:9b334a45a8ff 552
bogdanm 0:9b334a45a8ff 553 /*!
bogdanm 0:9b334a45a8ff 554 * @}
bogdanm 0:9b334a45a8ff 555 */ /* end of group ADC_Register_Masks */
bogdanm 0:9b334a45a8ff 556
bogdanm 0:9b334a45a8ff 557
bogdanm 0:9b334a45a8ff 558 /* ADC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 559 /** Peripheral ADC0 base address */
bogdanm 0:9b334a45a8ff 560 #define ADC0_BASE (0x4003B000u)
bogdanm 0:9b334a45a8ff 561 /** Peripheral ADC0 base pointer */
bogdanm 0:9b334a45a8ff 562 #define ADC0 ((ADC_Type *)ADC0_BASE)
bogdanm 0:9b334a45a8ff 563 #define ADC0_BASE_PTR (ADC0)
bogdanm 0:9b334a45a8ff 564 /** Peripheral ADC1 base address */
bogdanm 0:9b334a45a8ff 565 #define ADC1_BASE (0x400BB000u)
bogdanm 0:9b334a45a8ff 566 /** Peripheral ADC1 base pointer */
bogdanm 0:9b334a45a8ff 567 #define ADC1 ((ADC_Type *)ADC1_BASE)
bogdanm 0:9b334a45a8ff 568 #define ADC1_BASE_PTR (ADC1)
bogdanm 0:9b334a45a8ff 569 /** Array initializer of ADC peripheral base addresses */
bogdanm 0:9b334a45a8ff 570 #define ADC_BASE_ADDRS { ADC0_BASE, ADC1_BASE }
bogdanm 0:9b334a45a8ff 571 /** Array initializer of ADC peripheral base pointers */
bogdanm 0:9b334a45a8ff 572 #define ADC_BASE_PTRS { ADC0, ADC1 }
bogdanm 0:9b334a45a8ff 573 /** Interrupt vectors for the ADC peripheral type */
bogdanm 0:9b334a45a8ff 574 #define ADC_IRQS { ADC0_IRQn, ADC1_IRQn }
bogdanm 0:9b334a45a8ff 575
bogdanm 0:9b334a45a8ff 576 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 577 -- ADC - Register accessor macros
bogdanm 0:9b334a45a8ff 578 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 579
bogdanm 0:9b334a45a8ff 580 /*!
bogdanm 0:9b334a45a8ff 581 * @addtogroup ADC_Register_Accessor_Macros ADC - Register accessor macros
bogdanm 0:9b334a45a8ff 582 * @{
bogdanm 0:9b334a45a8ff 583 */
bogdanm 0:9b334a45a8ff 584
bogdanm 0:9b334a45a8ff 585
bogdanm 0:9b334a45a8ff 586 /* ADC - Register instance definitions */
bogdanm 0:9b334a45a8ff 587 /* ADC0 */
bogdanm 0:9b334a45a8ff 588 #define ADC0_SC1A ADC_SC1_REG(ADC0,0)
bogdanm 0:9b334a45a8ff 589 #define ADC0_SC1B ADC_SC1_REG(ADC0,1)
bogdanm 0:9b334a45a8ff 590 #define ADC0_CFG1 ADC_CFG1_REG(ADC0)
bogdanm 0:9b334a45a8ff 591 #define ADC0_CFG2 ADC_CFG2_REG(ADC0)
bogdanm 0:9b334a45a8ff 592 #define ADC0_RA ADC_R_REG(ADC0,0)
bogdanm 0:9b334a45a8ff 593 #define ADC0_RB ADC_R_REG(ADC0,1)
bogdanm 0:9b334a45a8ff 594 #define ADC0_CV1 ADC_CV1_REG(ADC0)
bogdanm 0:9b334a45a8ff 595 #define ADC0_CV2 ADC_CV2_REG(ADC0)
bogdanm 0:9b334a45a8ff 596 #define ADC0_SC2 ADC_SC2_REG(ADC0)
bogdanm 0:9b334a45a8ff 597 #define ADC0_SC3 ADC_SC3_REG(ADC0)
bogdanm 0:9b334a45a8ff 598 #define ADC0_OFS ADC_OFS_REG(ADC0)
bogdanm 0:9b334a45a8ff 599 #define ADC0_PG ADC_PG_REG(ADC0)
bogdanm 0:9b334a45a8ff 600 #define ADC0_MG ADC_MG_REG(ADC0)
bogdanm 0:9b334a45a8ff 601 #define ADC0_CLPD ADC_CLPD_REG(ADC0)
bogdanm 0:9b334a45a8ff 602 #define ADC0_CLPS ADC_CLPS_REG(ADC0)
bogdanm 0:9b334a45a8ff 603 #define ADC0_CLP4 ADC_CLP4_REG(ADC0)
bogdanm 0:9b334a45a8ff 604 #define ADC0_CLP3 ADC_CLP3_REG(ADC0)
bogdanm 0:9b334a45a8ff 605 #define ADC0_CLP2 ADC_CLP2_REG(ADC0)
bogdanm 0:9b334a45a8ff 606 #define ADC0_CLP1 ADC_CLP1_REG(ADC0)
bogdanm 0:9b334a45a8ff 607 #define ADC0_CLP0 ADC_CLP0_REG(ADC0)
bogdanm 0:9b334a45a8ff 608 #define ADC0_CLMD ADC_CLMD_REG(ADC0)
bogdanm 0:9b334a45a8ff 609 #define ADC0_CLMS ADC_CLMS_REG(ADC0)
bogdanm 0:9b334a45a8ff 610 #define ADC0_CLM4 ADC_CLM4_REG(ADC0)
bogdanm 0:9b334a45a8ff 611 #define ADC0_CLM3 ADC_CLM3_REG(ADC0)
bogdanm 0:9b334a45a8ff 612 #define ADC0_CLM2 ADC_CLM2_REG(ADC0)
bogdanm 0:9b334a45a8ff 613 #define ADC0_CLM1 ADC_CLM1_REG(ADC0)
bogdanm 0:9b334a45a8ff 614 #define ADC0_CLM0 ADC_CLM0_REG(ADC0)
bogdanm 0:9b334a45a8ff 615 /* ADC1 */
bogdanm 0:9b334a45a8ff 616 #define ADC1_SC1A ADC_SC1_REG(ADC1,0)
bogdanm 0:9b334a45a8ff 617 #define ADC1_SC1B ADC_SC1_REG(ADC1,1)
bogdanm 0:9b334a45a8ff 618 #define ADC1_CFG1 ADC_CFG1_REG(ADC1)
bogdanm 0:9b334a45a8ff 619 #define ADC1_CFG2 ADC_CFG2_REG(ADC1)
bogdanm 0:9b334a45a8ff 620 #define ADC1_RA ADC_R_REG(ADC1,0)
bogdanm 0:9b334a45a8ff 621 #define ADC1_RB ADC_R_REG(ADC1,1)
bogdanm 0:9b334a45a8ff 622 #define ADC1_CV1 ADC_CV1_REG(ADC1)
bogdanm 0:9b334a45a8ff 623 #define ADC1_CV2 ADC_CV2_REG(ADC1)
bogdanm 0:9b334a45a8ff 624 #define ADC1_SC2 ADC_SC2_REG(ADC1)
bogdanm 0:9b334a45a8ff 625 #define ADC1_SC3 ADC_SC3_REG(ADC1)
bogdanm 0:9b334a45a8ff 626 #define ADC1_OFS ADC_OFS_REG(ADC1)
bogdanm 0:9b334a45a8ff 627 #define ADC1_PG ADC_PG_REG(ADC1)
bogdanm 0:9b334a45a8ff 628 #define ADC1_MG ADC_MG_REG(ADC1)
bogdanm 0:9b334a45a8ff 629 #define ADC1_CLPD ADC_CLPD_REG(ADC1)
bogdanm 0:9b334a45a8ff 630 #define ADC1_CLPS ADC_CLPS_REG(ADC1)
bogdanm 0:9b334a45a8ff 631 #define ADC1_CLP4 ADC_CLP4_REG(ADC1)
bogdanm 0:9b334a45a8ff 632 #define ADC1_CLP3 ADC_CLP3_REG(ADC1)
bogdanm 0:9b334a45a8ff 633 #define ADC1_CLP2 ADC_CLP2_REG(ADC1)
bogdanm 0:9b334a45a8ff 634 #define ADC1_CLP1 ADC_CLP1_REG(ADC1)
bogdanm 0:9b334a45a8ff 635 #define ADC1_CLP0 ADC_CLP0_REG(ADC1)
bogdanm 0:9b334a45a8ff 636 #define ADC1_CLMD ADC_CLMD_REG(ADC1)
bogdanm 0:9b334a45a8ff 637 #define ADC1_CLMS ADC_CLMS_REG(ADC1)
bogdanm 0:9b334a45a8ff 638 #define ADC1_CLM4 ADC_CLM4_REG(ADC1)
bogdanm 0:9b334a45a8ff 639 #define ADC1_CLM3 ADC_CLM3_REG(ADC1)
bogdanm 0:9b334a45a8ff 640 #define ADC1_CLM2 ADC_CLM2_REG(ADC1)
bogdanm 0:9b334a45a8ff 641 #define ADC1_CLM1 ADC_CLM1_REG(ADC1)
bogdanm 0:9b334a45a8ff 642 #define ADC1_CLM0 ADC_CLM0_REG(ADC1)
bogdanm 0:9b334a45a8ff 643
bogdanm 0:9b334a45a8ff 644 /* ADC - Register array accessors */
bogdanm 0:9b334a45a8ff 645 #define ADC0_SC1(index) ADC_SC1_REG(ADC0,index)
bogdanm 0:9b334a45a8ff 646 #define ADC1_SC1(index) ADC_SC1_REG(ADC1,index)
bogdanm 0:9b334a45a8ff 647 #define ADC0_R(index) ADC_R_REG(ADC0,index)
bogdanm 0:9b334a45a8ff 648 #define ADC1_R(index) ADC_R_REG(ADC1,index)
bogdanm 0:9b334a45a8ff 649
bogdanm 0:9b334a45a8ff 650 /*!
bogdanm 0:9b334a45a8ff 651 * @}
bogdanm 0:9b334a45a8ff 652 */ /* end of group ADC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 653
bogdanm 0:9b334a45a8ff 654
bogdanm 0:9b334a45a8ff 655 /*!
bogdanm 0:9b334a45a8ff 656 * @}
bogdanm 0:9b334a45a8ff 657 */ /* end of group ADC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 658
bogdanm 0:9b334a45a8ff 659
bogdanm 0:9b334a45a8ff 660 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 661 -- AIPS Peripheral Access Layer
bogdanm 0:9b334a45a8ff 662 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 663
bogdanm 0:9b334a45a8ff 664 /*!
bogdanm 0:9b334a45a8ff 665 * @addtogroup AIPS_Peripheral_Access_Layer AIPS Peripheral Access Layer
bogdanm 0:9b334a45a8ff 666 * @{
bogdanm 0:9b334a45a8ff 667 */
bogdanm 0:9b334a45a8ff 668
bogdanm 0:9b334a45a8ff 669 /** AIPS - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 670 typedef struct {
bogdanm 0:9b334a45a8ff 671 __IO uint32_t MPRA; /**< Master Privilege Register A, offset: 0x0 */
bogdanm 0:9b334a45a8ff 672 uint8_t RESERVED_0[28];
bogdanm 0:9b334a45a8ff 673 __IO uint32_t PACRA; /**< Peripheral Access Control Register, offset: 0x20 */
bogdanm 0:9b334a45a8ff 674 __IO uint32_t PACRB; /**< Peripheral Access Control Register, offset: 0x24 */
bogdanm 0:9b334a45a8ff 675 __IO uint32_t PACRC; /**< Peripheral Access Control Register, offset: 0x28 */
bogdanm 0:9b334a45a8ff 676 __IO uint32_t PACRD; /**< Peripheral Access Control Register, offset: 0x2C */
bogdanm 0:9b334a45a8ff 677 uint8_t RESERVED_1[16];
bogdanm 0:9b334a45a8ff 678 __IO uint32_t PACRE; /**< Peripheral Access Control Register, offset: 0x40 */
bogdanm 0:9b334a45a8ff 679 __IO uint32_t PACRF; /**< Peripheral Access Control Register, offset: 0x44 */
bogdanm 0:9b334a45a8ff 680 __IO uint32_t PACRG; /**< Peripheral Access Control Register, offset: 0x48 */
bogdanm 0:9b334a45a8ff 681 __IO uint32_t PACRH; /**< Peripheral Access Control Register, offset: 0x4C */
bogdanm 0:9b334a45a8ff 682 __IO uint32_t PACRI; /**< Peripheral Access Control Register, offset: 0x50 */
bogdanm 0:9b334a45a8ff 683 __IO uint32_t PACRJ; /**< Peripheral Access Control Register, offset: 0x54 */
bogdanm 0:9b334a45a8ff 684 __IO uint32_t PACRK; /**< Peripheral Access Control Register, offset: 0x58 */
bogdanm 0:9b334a45a8ff 685 __IO uint32_t PACRL; /**< Peripheral Access Control Register, offset: 0x5C */
bogdanm 0:9b334a45a8ff 686 __IO uint32_t PACRM; /**< Peripheral Access Control Register, offset: 0x60 */
bogdanm 0:9b334a45a8ff 687 __IO uint32_t PACRN; /**< Peripheral Access Control Register, offset: 0x64 */
bogdanm 0:9b334a45a8ff 688 __IO uint32_t PACRO; /**< Peripheral Access Control Register, offset: 0x68 */
bogdanm 0:9b334a45a8ff 689 __IO uint32_t PACRP; /**< Peripheral Access Control Register, offset: 0x6C */
bogdanm 0:9b334a45a8ff 690 uint8_t RESERVED_2[16];
bogdanm 0:9b334a45a8ff 691 __IO uint32_t PACRU; /**< Peripheral Access Control Register, offset: 0x80 */
bogdanm 0:9b334a45a8ff 692 } AIPS_Type, *AIPS_MemMapPtr;
bogdanm 0:9b334a45a8ff 693
bogdanm 0:9b334a45a8ff 694 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 695 -- AIPS - Register accessor macros
bogdanm 0:9b334a45a8ff 696 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 697
bogdanm 0:9b334a45a8ff 698 /*!
bogdanm 0:9b334a45a8ff 699 * @addtogroup AIPS_Register_Accessor_Macros AIPS - Register accessor macros
bogdanm 0:9b334a45a8ff 700 * @{
bogdanm 0:9b334a45a8ff 701 */
bogdanm 0:9b334a45a8ff 702
bogdanm 0:9b334a45a8ff 703
bogdanm 0:9b334a45a8ff 704 /* AIPS - Register accessors */
bogdanm 0:9b334a45a8ff 705 #define AIPS_MPRA_REG(base) ((base)->MPRA)
bogdanm 0:9b334a45a8ff 706 #define AIPS_PACRA_REG(base) ((base)->PACRA)
bogdanm 0:9b334a45a8ff 707 #define AIPS_PACRB_REG(base) ((base)->PACRB)
bogdanm 0:9b334a45a8ff 708 #define AIPS_PACRC_REG(base) ((base)->PACRC)
bogdanm 0:9b334a45a8ff 709 #define AIPS_PACRD_REG(base) ((base)->PACRD)
bogdanm 0:9b334a45a8ff 710 #define AIPS_PACRE_REG(base) ((base)->PACRE)
bogdanm 0:9b334a45a8ff 711 #define AIPS_PACRF_REG(base) ((base)->PACRF)
bogdanm 0:9b334a45a8ff 712 #define AIPS_PACRG_REG(base) ((base)->PACRG)
bogdanm 0:9b334a45a8ff 713 #define AIPS_PACRH_REG(base) ((base)->PACRH)
bogdanm 0:9b334a45a8ff 714 #define AIPS_PACRI_REG(base) ((base)->PACRI)
bogdanm 0:9b334a45a8ff 715 #define AIPS_PACRJ_REG(base) ((base)->PACRJ)
bogdanm 0:9b334a45a8ff 716 #define AIPS_PACRK_REG(base) ((base)->PACRK)
bogdanm 0:9b334a45a8ff 717 #define AIPS_PACRL_REG(base) ((base)->PACRL)
bogdanm 0:9b334a45a8ff 718 #define AIPS_PACRM_REG(base) ((base)->PACRM)
bogdanm 0:9b334a45a8ff 719 #define AIPS_PACRN_REG(base) ((base)->PACRN)
bogdanm 0:9b334a45a8ff 720 #define AIPS_PACRO_REG(base) ((base)->PACRO)
bogdanm 0:9b334a45a8ff 721 #define AIPS_PACRP_REG(base) ((base)->PACRP)
bogdanm 0:9b334a45a8ff 722 #define AIPS_PACRU_REG(base) ((base)->PACRU)
bogdanm 0:9b334a45a8ff 723
bogdanm 0:9b334a45a8ff 724 /*!
bogdanm 0:9b334a45a8ff 725 * @}
bogdanm 0:9b334a45a8ff 726 */ /* end of group AIPS_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 727
bogdanm 0:9b334a45a8ff 728
bogdanm 0:9b334a45a8ff 729 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 730 -- AIPS Register Masks
bogdanm 0:9b334a45a8ff 731 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 732
bogdanm 0:9b334a45a8ff 733 /*!
bogdanm 0:9b334a45a8ff 734 * @addtogroup AIPS_Register_Masks AIPS Register Masks
bogdanm 0:9b334a45a8ff 735 * @{
bogdanm 0:9b334a45a8ff 736 */
bogdanm 0:9b334a45a8ff 737
bogdanm 0:9b334a45a8ff 738 /* MPRA Bit Fields */
bogdanm 0:9b334a45a8ff 739 #define AIPS_MPRA_MPL5_MASK 0x100u
bogdanm 0:9b334a45a8ff 740 #define AIPS_MPRA_MPL5_SHIFT 8
bogdanm 0:9b334a45a8ff 741 #define AIPS_MPRA_MTW5_MASK 0x200u
bogdanm 0:9b334a45a8ff 742 #define AIPS_MPRA_MTW5_SHIFT 9
bogdanm 0:9b334a45a8ff 743 #define AIPS_MPRA_MTR5_MASK 0x400u
bogdanm 0:9b334a45a8ff 744 #define AIPS_MPRA_MTR5_SHIFT 10
bogdanm 0:9b334a45a8ff 745 #define AIPS_MPRA_MPL4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 746 #define AIPS_MPRA_MPL4_SHIFT 12
bogdanm 0:9b334a45a8ff 747 #define AIPS_MPRA_MTW4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 748 #define AIPS_MPRA_MTW4_SHIFT 13
bogdanm 0:9b334a45a8ff 749 #define AIPS_MPRA_MTR4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 750 #define AIPS_MPRA_MTR4_SHIFT 14
bogdanm 0:9b334a45a8ff 751 #define AIPS_MPRA_MPL3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 752 #define AIPS_MPRA_MPL3_SHIFT 16
bogdanm 0:9b334a45a8ff 753 #define AIPS_MPRA_MTW3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 754 #define AIPS_MPRA_MTW3_SHIFT 17
bogdanm 0:9b334a45a8ff 755 #define AIPS_MPRA_MTR3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 756 #define AIPS_MPRA_MTR3_SHIFT 18
bogdanm 0:9b334a45a8ff 757 #define AIPS_MPRA_MPL2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 758 #define AIPS_MPRA_MPL2_SHIFT 20
bogdanm 0:9b334a45a8ff 759 #define AIPS_MPRA_MTW2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 760 #define AIPS_MPRA_MTW2_SHIFT 21
bogdanm 0:9b334a45a8ff 761 #define AIPS_MPRA_MTR2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 762 #define AIPS_MPRA_MTR2_SHIFT 22
bogdanm 0:9b334a45a8ff 763 #define AIPS_MPRA_MPL1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 764 #define AIPS_MPRA_MPL1_SHIFT 24
bogdanm 0:9b334a45a8ff 765 #define AIPS_MPRA_MTW1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 766 #define AIPS_MPRA_MTW1_SHIFT 25
bogdanm 0:9b334a45a8ff 767 #define AIPS_MPRA_MTR1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 768 #define AIPS_MPRA_MTR1_SHIFT 26
bogdanm 0:9b334a45a8ff 769 #define AIPS_MPRA_MPL0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 770 #define AIPS_MPRA_MPL0_SHIFT 28
bogdanm 0:9b334a45a8ff 771 #define AIPS_MPRA_MTW0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 772 #define AIPS_MPRA_MTW0_SHIFT 29
bogdanm 0:9b334a45a8ff 773 #define AIPS_MPRA_MTR0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 774 #define AIPS_MPRA_MTR0_SHIFT 30
bogdanm 0:9b334a45a8ff 775 /* PACRA Bit Fields */
bogdanm 0:9b334a45a8ff 776 #define AIPS_PACRA_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 777 #define AIPS_PACRA_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 778 #define AIPS_PACRA_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 779 #define AIPS_PACRA_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 780 #define AIPS_PACRA_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 781 #define AIPS_PACRA_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 782 #define AIPS_PACRA_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 783 #define AIPS_PACRA_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 784 #define AIPS_PACRA_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 785 #define AIPS_PACRA_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 786 #define AIPS_PACRA_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 787 #define AIPS_PACRA_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 788 #define AIPS_PACRA_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 789 #define AIPS_PACRA_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 790 #define AIPS_PACRA_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 791 #define AIPS_PACRA_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 792 #define AIPS_PACRA_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 793 #define AIPS_PACRA_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 794 #define AIPS_PACRA_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 795 #define AIPS_PACRA_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 796 #define AIPS_PACRA_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 797 #define AIPS_PACRA_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 798 #define AIPS_PACRA_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 799 #define AIPS_PACRA_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 800 #define AIPS_PACRA_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 801 #define AIPS_PACRA_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 802 #define AIPS_PACRA_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 803 #define AIPS_PACRA_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 804 #define AIPS_PACRA_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 805 #define AIPS_PACRA_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 806 #define AIPS_PACRA_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 807 #define AIPS_PACRA_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 808 #define AIPS_PACRA_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 809 #define AIPS_PACRA_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 810 #define AIPS_PACRA_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 811 #define AIPS_PACRA_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 812 #define AIPS_PACRA_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 813 #define AIPS_PACRA_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 814 #define AIPS_PACRA_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 815 #define AIPS_PACRA_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 816 #define AIPS_PACRA_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 817 #define AIPS_PACRA_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 818 #define AIPS_PACRA_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 819 #define AIPS_PACRA_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 820 #define AIPS_PACRA_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 821 #define AIPS_PACRA_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 822 #define AIPS_PACRA_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 823 #define AIPS_PACRA_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 824 /* PACRB Bit Fields */
bogdanm 0:9b334a45a8ff 825 #define AIPS_PACRB_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 826 #define AIPS_PACRB_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 827 #define AIPS_PACRB_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 828 #define AIPS_PACRB_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 829 #define AIPS_PACRB_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 830 #define AIPS_PACRB_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 831 #define AIPS_PACRB_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 832 #define AIPS_PACRB_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 833 #define AIPS_PACRB_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 834 #define AIPS_PACRB_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 835 #define AIPS_PACRB_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 836 #define AIPS_PACRB_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 837 #define AIPS_PACRB_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 838 #define AIPS_PACRB_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 839 #define AIPS_PACRB_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 840 #define AIPS_PACRB_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 841 #define AIPS_PACRB_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 842 #define AIPS_PACRB_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 843 #define AIPS_PACRB_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 844 #define AIPS_PACRB_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 845 #define AIPS_PACRB_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 846 #define AIPS_PACRB_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 847 #define AIPS_PACRB_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 848 #define AIPS_PACRB_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 849 #define AIPS_PACRB_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 850 #define AIPS_PACRB_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 851 #define AIPS_PACRB_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 852 #define AIPS_PACRB_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 853 #define AIPS_PACRB_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 854 #define AIPS_PACRB_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 855 #define AIPS_PACRB_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 856 #define AIPS_PACRB_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 857 #define AIPS_PACRB_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 858 #define AIPS_PACRB_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 859 #define AIPS_PACRB_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 860 #define AIPS_PACRB_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 861 #define AIPS_PACRB_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 862 #define AIPS_PACRB_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 863 #define AIPS_PACRB_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 864 #define AIPS_PACRB_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 865 #define AIPS_PACRB_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 866 #define AIPS_PACRB_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 867 #define AIPS_PACRB_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 868 #define AIPS_PACRB_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 869 #define AIPS_PACRB_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 870 #define AIPS_PACRB_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 871 #define AIPS_PACRB_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 872 #define AIPS_PACRB_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 873 /* PACRC Bit Fields */
bogdanm 0:9b334a45a8ff 874 #define AIPS_PACRC_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 875 #define AIPS_PACRC_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 876 #define AIPS_PACRC_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 877 #define AIPS_PACRC_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 878 #define AIPS_PACRC_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 879 #define AIPS_PACRC_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 880 #define AIPS_PACRC_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 881 #define AIPS_PACRC_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 882 #define AIPS_PACRC_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 883 #define AIPS_PACRC_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 884 #define AIPS_PACRC_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 885 #define AIPS_PACRC_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 886 #define AIPS_PACRC_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 887 #define AIPS_PACRC_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 888 #define AIPS_PACRC_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 889 #define AIPS_PACRC_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 890 #define AIPS_PACRC_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 891 #define AIPS_PACRC_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 892 #define AIPS_PACRC_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 893 #define AIPS_PACRC_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 894 #define AIPS_PACRC_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 895 #define AIPS_PACRC_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 896 #define AIPS_PACRC_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 897 #define AIPS_PACRC_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 898 #define AIPS_PACRC_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 899 #define AIPS_PACRC_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 900 #define AIPS_PACRC_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 901 #define AIPS_PACRC_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 902 #define AIPS_PACRC_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 903 #define AIPS_PACRC_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 904 #define AIPS_PACRC_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 905 #define AIPS_PACRC_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 906 #define AIPS_PACRC_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 907 #define AIPS_PACRC_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 908 #define AIPS_PACRC_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 909 #define AIPS_PACRC_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 910 #define AIPS_PACRC_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 911 #define AIPS_PACRC_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 912 #define AIPS_PACRC_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 913 #define AIPS_PACRC_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 914 #define AIPS_PACRC_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 915 #define AIPS_PACRC_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 916 #define AIPS_PACRC_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 917 #define AIPS_PACRC_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 918 #define AIPS_PACRC_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 919 #define AIPS_PACRC_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 920 #define AIPS_PACRC_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 921 #define AIPS_PACRC_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 922 /* PACRD Bit Fields */
bogdanm 0:9b334a45a8ff 923 #define AIPS_PACRD_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 924 #define AIPS_PACRD_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 925 #define AIPS_PACRD_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 926 #define AIPS_PACRD_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 927 #define AIPS_PACRD_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 928 #define AIPS_PACRD_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 929 #define AIPS_PACRD_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 930 #define AIPS_PACRD_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 931 #define AIPS_PACRD_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 932 #define AIPS_PACRD_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 933 #define AIPS_PACRD_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 934 #define AIPS_PACRD_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 935 #define AIPS_PACRD_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 936 #define AIPS_PACRD_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 937 #define AIPS_PACRD_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 938 #define AIPS_PACRD_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 939 #define AIPS_PACRD_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 940 #define AIPS_PACRD_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 941 #define AIPS_PACRD_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 942 #define AIPS_PACRD_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 943 #define AIPS_PACRD_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 944 #define AIPS_PACRD_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 945 #define AIPS_PACRD_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 946 #define AIPS_PACRD_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 947 #define AIPS_PACRD_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 948 #define AIPS_PACRD_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 949 #define AIPS_PACRD_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 950 #define AIPS_PACRD_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 951 #define AIPS_PACRD_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 952 #define AIPS_PACRD_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 953 #define AIPS_PACRD_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 954 #define AIPS_PACRD_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 955 #define AIPS_PACRD_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 956 #define AIPS_PACRD_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 957 #define AIPS_PACRD_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 958 #define AIPS_PACRD_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 959 #define AIPS_PACRD_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 960 #define AIPS_PACRD_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 961 #define AIPS_PACRD_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 962 #define AIPS_PACRD_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 963 #define AIPS_PACRD_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 964 #define AIPS_PACRD_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 965 #define AIPS_PACRD_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 966 #define AIPS_PACRD_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 967 #define AIPS_PACRD_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 968 #define AIPS_PACRD_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 969 #define AIPS_PACRD_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 970 #define AIPS_PACRD_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 971 /* PACRE Bit Fields */
bogdanm 0:9b334a45a8ff 972 #define AIPS_PACRE_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 973 #define AIPS_PACRE_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 974 #define AIPS_PACRE_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 975 #define AIPS_PACRE_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 976 #define AIPS_PACRE_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 977 #define AIPS_PACRE_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 978 #define AIPS_PACRE_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 979 #define AIPS_PACRE_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 980 #define AIPS_PACRE_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 981 #define AIPS_PACRE_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 982 #define AIPS_PACRE_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 983 #define AIPS_PACRE_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 984 #define AIPS_PACRE_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 985 #define AIPS_PACRE_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 986 #define AIPS_PACRE_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 987 #define AIPS_PACRE_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 988 #define AIPS_PACRE_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 989 #define AIPS_PACRE_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 990 #define AIPS_PACRE_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 991 #define AIPS_PACRE_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 992 #define AIPS_PACRE_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 993 #define AIPS_PACRE_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 994 #define AIPS_PACRE_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 995 #define AIPS_PACRE_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 996 #define AIPS_PACRE_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 997 #define AIPS_PACRE_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 998 #define AIPS_PACRE_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 999 #define AIPS_PACRE_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1000 #define AIPS_PACRE_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1001 #define AIPS_PACRE_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1002 #define AIPS_PACRE_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1003 #define AIPS_PACRE_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1004 #define AIPS_PACRE_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1005 #define AIPS_PACRE_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1006 #define AIPS_PACRE_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1007 #define AIPS_PACRE_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1008 #define AIPS_PACRE_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1009 #define AIPS_PACRE_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1010 #define AIPS_PACRE_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1011 #define AIPS_PACRE_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1012 #define AIPS_PACRE_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1013 #define AIPS_PACRE_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1014 #define AIPS_PACRE_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1015 #define AIPS_PACRE_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1016 #define AIPS_PACRE_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1017 #define AIPS_PACRE_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1018 #define AIPS_PACRE_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1019 #define AIPS_PACRE_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1020 /* PACRF Bit Fields */
bogdanm 0:9b334a45a8ff 1021 #define AIPS_PACRF_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1022 #define AIPS_PACRF_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1023 #define AIPS_PACRF_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1024 #define AIPS_PACRF_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1025 #define AIPS_PACRF_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1026 #define AIPS_PACRF_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1027 #define AIPS_PACRF_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1028 #define AIPS_PACRF_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1029 #define AIPS_PACRF_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1030 #define AIPS_PACRF_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1031 #define AIPS_PACRF_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1032 #define AIPS_PACRF_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1033 #define AIPS_PACRF_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1034 #define AIPS_PACRF_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1035 #define AIPS_PACRF_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1036 #define AIPS_PACRF_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1037 #define AIPS_PACRF_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1038 #define AIPS_PACRF_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1039 #define AIPS_PACRF_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1040 #define AIPS_PACRF_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1041 #define AIPS_PACRF_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1042 #define AIPS_PACRF_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1043 #define AIPS_PACRF_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1044 #define AIPS_PACRF_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1045 #define AIPS_PACRF_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1046 #define AIPS_PACRF_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1047 #define AIPS_PACRF_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1048 #define AIPS_PACRF_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1049 #define AIPS_PACRF_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1050 #define AIPS_PACRF_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1051 #define AIPS_PACRF_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1052 #define AIPS_PACRF_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1053 #define AIPS_PACRF_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1054 #define AIPS_PACRF_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1055 #define AIPS_PACRF_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1056 #define AIPS_PACRF_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1057 #define AIPS_PACRF_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1058 #define AIPS_PACRF_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1059 #define AIPS_PACRF_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1060 #define AIPS_PACRF_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1061 #define AIPS_PACRF_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1062 #define AIPS_PACRF_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1063 #define AIPS_PACRF_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1064 #define AIPS_PACRF_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1065 #define AIPS_PACRF_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1066 #define AIPS_PACRF_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1067 #define AIPS_PACRF_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1068 #define AIPS_PACRF_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1069 /* PACRG Bit Fields */
bogdanm 0:9b334a45a8ff 1070 #define AIPS_PACRG_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1071 #define AIPS_PACRG_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1072 #define AIPS_PACRG_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1073 #define AIPS_PACRG_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1074 #define AIPS_PACRG_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1075 #define AIPS_PACRG_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1076 #define AIPS_PACRG_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1077 #define AIPS_PACRG_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1078 #define AIPS_PACRG_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1079 #define AIPS_PACRG_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1080 #define AIPS_PACRG_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1081 #define AIPS_PACRG_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1082 #define AIPS_PACRG_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1083 #define AIPS_PACRG_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1084 #define AIPS_PACRG_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1085 #define AIPS_PACRG_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1086 #define AIPS_PACRG_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1087 #define AIPS_PACRG_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1088 #define AIPS_PACRG_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1089 #define AIPS_PACRG_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1090 #define AIPS_PACRG_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1091 #define AIPS_PACRG_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1092 #define AIPS_PACRG_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1093 #define AIPS_PACRG_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1094 #define AIPS_PACRG_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1095 #define AIPS_PACRG_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1096 #define AIPS_PACRG_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1097 #define AIPS_PACRG_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1098 #define AIPS_PACRG_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1099 #define AIPS_PACRG_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1100 #define AIPS_PACRG_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1101 #define AIPS_PACRG_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1102 #define AIPS_PACRG_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1103 #define AIPS_PACRG_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1104 #define AIPS_PACRG_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1105 #define AIPS_PACRG_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1106 #define AIPS_PACRG_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1107 #define AIPS_PACRG_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1108 #define AIPS_PACRG_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1109 #define AIPS_PACRG_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1110 #define AIPS_PACRG_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1111 #define AIPS_PACRG_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1112 #define AIPS_PACRG_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1113 #define AIPS_PACRG_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1114 #define AIPS_PACRG_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1115 #define AIPS_PACRG_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1116 #define AIPS_PACRG_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1117 #define AIPS_PACRG_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1118 /* PACRH Bit Fields */
bogdanm 0:9b334a45a8ff 1119 #define AIPS_PACRH_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1120 #define AIPS_PACRH_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1121 #define AIPS_PACRH_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1122 #define AIPS_PACRH_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1123 #define AIPS_PACRH_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1124 #define AIPS_PACRH_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1125 #define AIPS_PACRH_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1126 #define AIPS_PACRH_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1127 #define AIPS_PACRH_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1128 #define AIPS_PACRH_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1129 #define AIPS_PACRH_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1130 #define AIPS_PACRH_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1131 #define AIPS_PACRH_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1132 #define AIPS_PACRH_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1133 #define AIPS_PACRH_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1134 #define AIPS_PACRH_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1135 #define AIPS_PACRH_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1136 #define AIPS_PACRH_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1137 #define AIPS_PACRH_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1138 #define AIPS_PACRH_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1139 #define AIPS_PACRH_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1140 #define AIPS_PACRH_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1141 #define AIPS_PACRH_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1142 #define AIPS_PACRH_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1143 #define AIPS_PACRH_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1144 #define AIPS_PACRH_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1145 #define AIPS_PACRH_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1146 #define AIPS_PACRH_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1147 #define AIPS_PACRH_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1148 #define AIPS_PACRH_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1149 #define AIPS_PACRH_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1150 #define AIPS_PACRH_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1151 #define AIPS_PACRH_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1152 #define AIPS_PACRH_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1153 #define AIPS_PACRH_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1154 #define AIPS_PACRH_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1155 #define AIPS_PACRH_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1156 #define AIPS_PACRH_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1157 #define AIPS_PACRH_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1158 #define AIPS_PACRH_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1159 #define AIPS_PACRH_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1160 #define AIPS_PACRH_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1161 #define AIPS_PACRH_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1162 #define AIPS_PACRH_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1163 #define AIPS_PACRH_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1164 #define AIPS_PACRH_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1165 #define AIPS_PACRH_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1166 #define AIPS_PACRH_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1167 /* PACRI Bit Fields */
bogdanm 0:9b334a45a8ff 1168 #define AIPS_PACRI_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1169 #define AIPS_PACRI_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1170 #define AIPS_PACRI_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1171 #define AIPS_PACRI_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1172 #define AIPS_PACRI_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1173 #define AIPS_PACRI_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1174 #define AIPS_PACRI_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1175 #define AIPS_PACRI_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1176 #define AIPS_PACRI_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1177 #define AIPS_PACRI_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1178 #define AIPS_PACRI_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1179 #define AIPS_PACRI_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1180 #define AIPS_PACRI_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1181 #define AIPS_PACRI_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1182 #define AIPS_PACRI_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1183 #define AIPS_PACRI_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1184 #define AIPS_PACRI_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1185 #define AIPS_PACRI_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1186 #define AIPS_PACRI_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1187 #define AIPS_PACRI_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1188 #define AIPS_PACRI_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1189 #define AIPS_PACRI_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1190 #define AIPS_PACRI_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1191 #define AIPS_PACRI_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1192 #define AIPS_PACRI_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1193 #define AIPS_PACRI_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1194 #define AIPS_PACRI_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1195 #define AIPS_PACRI_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1196 #define AIPS_PACRI_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1197 #define AIPS_PACRI_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1198 #define AIPS_PACRI_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1199 #define AIPS_PACRI_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1200 #define AIPS_PACRI_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1201 #define AIPS_PACRI_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1202 #define AIPS_PACRI_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1203 #define AIPS_PACRI_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1204 #define AIPS_PACRI_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1205 #define AIPS_PACRI_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1206 #define AIPS_PACRI_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1207 #define AIPS_PACRI_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1208 #define AIPS_PACRI_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1209 #define AIPS_PACRI_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1210 #define AIPS_PACRI_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1211 #define AIPS_PACRI_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1212 #define AIPS_PACRI_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1213 #define AIPS_PACRI_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1214 #define AIPS_PACRI_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1215 #define AIPS_PACRI_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1216 /* PACRJ Bit Fields */
bogdanm 0:9b334a45a8ff 1217 #define AIPS_PACRJ_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1218 #define AIPS_PACRJ_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1219 #define AIPS_PACRJ_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1220 #define AIPS_PACRJ_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1221 #define AIPS_PACRJ_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1222 #define AIPS_PACRJ_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1223 #define AIPS_PACRJ_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1224 #define AIPS_PACRJ_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1225 #define AIPS_PACRJ_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1226 #define AIPS_PACRJ_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1227 #define AIPS_PACRJ_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1228 #define AIPS_PACRJ_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1229 #define AIPS_PACRJ_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1230 #define AIPS_PACRJ_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1231 #define AIPS_PACRJ_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1232 #define AIPS_PACRJ_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1233 #define AIPS_PACRJ_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1234 #define AIPS_PACRJ_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1235 #define AIPS_PACRJ_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1236 #define AIPS_PACRJ_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1237 #define AIPS_PACRJ_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1238 #define AIPS_PACRJ_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1239 #define AIPS_PACRJ_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1240 #define AIPS_PACRJ_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1241 #define AIPS_PACRJ_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1242 #define AIPS_PACRJ_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1243 #define AIPS_PACRJ_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1244 #define AIPS_PACRJ_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1245 #define AIPS_PACRJ_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1246 #define AIPS_PACRJ_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1247 #define AIPS_PACRJ_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1248 #define AIPS_PACRJ_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1249 #define AIPS_PACRJ_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1250 #define AIPS_PACRJ_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1251 #define AIPS_PACRJ_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1252 #define AIPS_PACRJ_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1253 #define AIPS_PACRJ_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1254 #define AIPS_PACRJ_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1255 #define AIPS_PACRJ_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1256 #define AIPS_PACRJ_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1257 #define AIPS_PACRJ_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1258 #define AIPS_PACRJ_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1259 #define AIPS_PACRJ_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1260 #define AIPS_PACRJ_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1261 #define AIPS_PACRJ_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1262 #define AIPS_PACRJ_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1263 #define AIPS_PACRJ_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1264 #define AIPS_PACRJ_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1265 /* PACRK Bit Fields */
bogdanm 0:9b334a45a8ff 1266 #define AIPS_PACRK_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1267 #define AIPS_PACRK_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1268 #define AIPS_PACRK_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1269 #define AIPS_PACRK_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1270 #define AIPS_PACRK_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1271 #define AIPS_PACRK_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1272 #define AIPS_PACRK_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1273 #define AIPS_PACRK_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1274 #define AIPS_PACRK_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1275 #define AIPS_PACRK_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1276 #define AIPS_PACRK_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1277 #define AIPS_PACRK_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1278 #define AIPS_PACRK_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1279 #define AIPS_PACRK_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1280 #define AIPS_PACRK_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1281 #define AIPS_PACRK_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1282 #define AIPS_PACRK_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1283 #define AIPS_PACRK_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1284 #define AIPS_PACRK_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1285 #define AIPS_PACRK_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1286 #define AIPS_PACRK_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1287 #define AIPS_PACRK_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1288 #define AIPS_PACRK_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1289 #define AIPS_PACRK_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1290 #define AIPS_PACRK_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1291 #define AIPS_PACRK_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1292 #define AIPS_PACRK_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1293 #define AIPS_PACRK_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1294 #define AIPS_PACRK_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1295 #define AIPS_PACRK_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1296 #define AIPS_PACRK_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1297 #define AIPS_PACRK_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1298 #define AIPS_PACRK_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1299 #define AIPS_PACRK_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1300 #define AIPS_PACRK_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1301 #define AIPS_PACRK_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1302 #define AIPS_PACRK_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1303 #define AIPS_PACRK_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1304 #define AIPS_PACRK_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1305 #define AIPS_PACRK_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1306 #define AIPS_PACRK_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1307 #define AIPS_PACRK_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1308 #define AIPS_PACRK_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1309 #define AIPS_PACRK_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1310 #define AIPS_PACRK_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1311 #define AIPS_PACRK_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1312 #define AIPS_PACRK_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1313 #define AIPS_PACRK_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1314 /* PACRL Bit Fields */
bogdanm 0:9b334a45a8ff 1315 #define AIPS_PACRL_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1316 #define AIPS_PACRL_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1317 #define AIPS_PACRL_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1318 #define AIPS_PACRL_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1319 #define AIPS_PACRL_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1320 #define AIPS_PACRL_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1321 #define AIPS_PACRL_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1322 #define AIPS_PACRL_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1323 #define AIPS_PACRL_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1324 #define AIPS_PACRL_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1325 #define AIPS_PACRL_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1326 #define AIPS_PACRL_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1327 #define AIPS_PACRL_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1328 #define AIPS_PACRL_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1329 #define AIPS_PACRL_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1330 #define AIPS_PACRL_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1331 #define AIPS_PACRL_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1332 #define AIPS_PACRL_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1333 #define AIPS_PACRL_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1334 #define AIPS_PACRL_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1335 #define AIPS_PACRL_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1336 #define AIPS_PACRL_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1337 #define AIPS_PACRL_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1338 #define AIPS_PACRL_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1339 #define AIPS_PACRL_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1340 #define AIPS_PACRL_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1341 #define AIPS_PACRL_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1342 #define AIPS_PACRL_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1343 #define AIPS_PACRL_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1344 #define AIPS_PACRL_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1345 #define AIPS_PACRL_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1346 #define AIPS_PACRL_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1347 #define AIPS_PACRL_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1348 #define AIPS_PACRL_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1349 #define AIPS_PACRL_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1350 #define AIPS_PACRL_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1351 #define AIPS_PACRL_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1352 #define AIPS_PACRL_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1353 #define AIPS_PACRL_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1354 #define AIPS_PACRL_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1355 #define AIPS_PACRL_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1356 #define AIPS_PACRL_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1357 #define AIPS_PACRL_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1358 #define AIPS_PACRL_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1359 #define AIPS_PACRL_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1360 #define AIPS_PACRL_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1361 #define AIPS_PACRL_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1362 #define AIPS_PACRL_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1363 /* PACRM Bit Fields */
bogdanm 0:9b334a45a8ff 1364 #define AIPS_PACRM_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1365 #define AIPS_PACRM_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1366 #define AIPS_PACRM_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1367 #define AIPS_PACRM_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1368 #define AIPS_PACRM_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1369 #define AIPS_PACRM_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1370 #define AIPS_PACRM_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1371 #define AIPS_PACRM_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1372 #define AIPS_PACRM_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1373 #define AIPS_PACRM_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1374 #define AIPS_PACRM_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1375 #define AIPS_PACRM_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1376 #define AIPS_PACRM_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1377 #define AIPS_PACRM_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1378 #define AIPS_PACRM_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1379 #define AIPS_PACRM_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1380 #define AIPS_PACRM_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1381 #define AIPS_PACRM_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1382 #define AIPS_PACRM_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1383 #define AIPS_PACRM_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1384 #define AIPS_PACRM_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1385 #define AIPS_PACRM_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1386 #define AIPS_PACRM_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1387 #define AIPS_PACRM_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1388 #define AIPS_PACRM_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1389 #define AIPS_PACRM_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1390 #define AIPS_PACRM_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1391 #define AIPS_PACRM_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1392 #define AIPS_PACRM_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1393 #define AIPS_PACRM_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1394 #define AIPS_PACRM_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1395 #define AIPS_PACRM_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1396 #define AIPS_PACRM_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1397 #define AIPS_PACRM_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1398 #define AIPS_PACRM_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1399 #define AIPS_PACRM_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1400 #define AIPS_PACRM_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1401 #define AIPS_PACRM_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1402 #define AIPS_PACRM_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1403 #define AIPS_PACRM_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1404 #define AIPS_PACRM_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1405 #define AIPS_PACRM_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1406 #define AIPS_PACRM_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1407 #define AIPS_PACRM_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1408 #define AIPS_PACRM_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1409 #define AIPS_PACRM_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1410 #define AIPS_PACRM_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1411 #define AIPS_PACRM_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1412 /* PACRN Bit Fields */
bogdanm 0:9b334a45a8ff 1413 #define AIPS_PACRN_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1414 #define AIPS_PACRN_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1415 #define AIPS_PACRN_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1416 #define AIPS_PACRN_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1417 #define AIPS_PACRN_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1418 #define AIPS_PACRN_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1419 #define AIPS_PACRN_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1420 #define AIPS_PACRN_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1421 #define AIPS_PACRN_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1422 #define AIPS_PACRN_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1423 #define AIPS_PACRN_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1424 #define AIPS_PACRN_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1425 #define AIPS_PACRN_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1426 #define AIPS_PACRN_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1427 #define AIPS_PACRN_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1428 #define AIPS_PACRN_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1429 #define AIPS_PACRN_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1430 #define AIPS_PACRN_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1431 #define AIPS_PACRN_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1432 #define AIPS_PACRN_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1433 #define AIPS_PACRN_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1434 #define AIPS_PACRN_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1435 #define AIPS_PACRN_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1436 #define AIPS_PACRN_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1437 #define AIPS_PACRN_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1438 #define AIPS_PACRN_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1439 #define AIPS_PACRN_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1440 #define AIPS_PACRN_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1441 #define AIPS_PACRN_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1442 #define AIPS_PACRN_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1443 #define AIPS_PACRN_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1444 #define AIPS_PACRN_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1445 #define AIPS_PACRN_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1446 #define AIPS_PACRN_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1447 #define AIPS_PACRN_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1448 #define AIPS_PACRN_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1449 #define AIPS_PACRN_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1450 #define AIPS_PACRN_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1451 #define AIPS_PACRN_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1452 #define AIPS_PACRN_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1453 #define AIPS_PACRN_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1454 #define AIPS_PACRN_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1455 #define AIPS_PACRN_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1456 #define AIPS_PACRN_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1457 #define AIPS_PACRN_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1458 #define AIPS_PACRN_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1459 #define AIPS_PACRN_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1460 #define AIPS_PACRN_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1461 /* PACRO Bit Fields */
bogdanm 0:9b334a45a8ff 1462 #define AIPS_PACRO_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1463 #define AIPS_PACRO_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1464 #define AIPS_PACRO_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1465 #define AIPS_PACRO_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1466 #define AIPS_PACRO_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1467 #define AIPS_PACRO_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1468 #define AIPS_PACRO_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1469 #define AIPS_PACRO_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1470 #define AIPS_PACRO_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1471 #define AIPS_PACRO_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1472 #define AIPS_PACRO_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1473 #define AIPS_PACRO_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1474 #define AIPS_PACRO_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1475 #define AIPS_PACRO_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1476 #define AIPS_PACRO_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1477 #define AIPS_PACRO_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1478 #define AIPS_PACRO_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1479 #define AIPS_PACRO_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1480 #define AIPS_PACRO_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1481 #define AIPS_PACRO_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1482 #define AIPS_PACRO_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1483 #define AIPS_PACRO_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1484 #define AIPS_PACRO_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1485 #define AIPS_PACRO_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1486 #define AIPS_PACRO_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1487 #define AIPS_PACRO_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1488 #define AIPS_PACRO_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1489 #define AIPS_PACRO_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1490 #define AIPS_PACRO_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1491 #define AIPS_PACRO_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1492 #define AIPS_PACRO_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1493 #define AIPS_PACRO_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1494 #define AIPS_PACRO_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1495 #define AIPS_PACRO_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1496 #define AIPS_PACRO_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1497 #define AIPS_PACRO_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1498 #define AIPS_PACRO_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1499 #define AIPS_PACRO_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1500 #define AIPS_PACRO_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1501 #define AIPS_PACRO_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1502 #define AIPS_PACRO_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1503 #define AIPS_PACRO_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1504 #define AIPS_PACRO_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1505 #define AIPS_PACRO_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1506 #define AIPS_PACRO_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1507 #define AIPS_PACRO_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1508 #define AIPS_PACRO_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1509 #define AIPS_PACRO_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1510 /* PACRP Bit Fields */
bogdanm 0:9b334a45a8ff 1511 #define AIPS_PACRP_TP7_MASK 0x1u
bogdanm 0:9b334a45a8ff 1512 #define AIPS_PACRP_TP7_SHIFT 0
bogdanm 0:9b334a45a8ff 1513 #define AIPS_PACRP_WP7_MASK 0x2u
bogdanm 0:9b334a45a8ff 1514 #define AIPS_PACRP_WP7_SHIFT 1
bogdanm 0:9b334a45a8ff 1515 #define AIPS_PACRP_SP7_MASK 0x4u
bogdanm 0:9b334a45a8ff 1516 #define AIPS_PACRP_SP7_SHIFT 2
bogdanm 0:9b334a45a8ff 1517 #define AIPS_PACRP_TP6_MASK 0x10u
bogdanm 0:9b334a45a8ff 1518 #define AIPS_PACRP_TP6_SHIFT 4
bogdanm 0:9b334a45a8ff 1519 #define AIPS_PACRP_WP6_MASK 0x20u
bogdanm 0:9b334a45a8ff 1520 #define AIPS_PACRP_WP6_SHIFT 5
bogdanm 0:9b334a45a8ff 1521 #define AIPS_PACRP_SP6_MASK 0x40u
bogdanm 0:9b334a45a8ff 1522 #define AIPS_PACRP_SP6_SHIFT 6
bogdanm 0:9b334a45a8ff 1523 #define AIPS_PACRP_TP5_MASK 0x100u
bogdanm 0:9b334a45a8ff 1524 #define AIPS_PACRP_TP5_SHIFT 8
bogdanm 0:9b334a45a8ff 1525 #define AIPS_PACRP_WP5_MASK 0x200u
bogdanm 0:9b334a45a8ff 1526 #define AIPS_PACRP_WP5_SHIFT 9
bogdanm 0:9b334a45a8ff 1527 #define AIPS_PACRP_SP5_MASK 0x400u
bogdanm 0:9b334a45a8ff 1528 #define AIPS_PACRP_SP5_SHIFT 10
bogdanm 0:9b334a45a8ff 1529 #define AIPS_PACRP_TP4_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1530 #define AIPS_PACRP_TP4_SHIFT 12
bogdanm 0:9b334a45a8ff 1531 #define AIPS_PACRP_WP4_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1532 #define AIPS_PACRP_WP4_SHIFT 13
bogdanm 0:9b334a45a8ff 1533 #define AIPS_PACRP_SP4_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1534 #define AIPS_PACRP_SP4_SHIFT 14
bogdanm 0:9b334a45a8ff 1535 #define AIPS_PACRP_TP3_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1536 #define AIPS_PACRP_TP3_SHIFT 16
bogdanm 0:9b334a45a8ff 1537 #define AIPS_PACRP_WP3_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1538 #define AIPS_PACRP_WP3_SHIFT 17
bogdanm 0:9b334a45a8ff 1539 #define AIPS_PACRP_SP3_MASK 0x40000u
bogdanm 0:9b334a45a8ff 1540 #define AIPS_PACRP_SP3_SHIFT 18
bogdanm 0:9b334a45a8ff 1541 #define AIPS_PACRP_TP2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1542 #define AIPS_PACRP_TP2_SHIFT 20
bogdanm 0:9b334a45a8ff 1543 #define AIPS_PACRP_WP2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1544 #define AIPS_PACRP_WP2_SHIFT 21
bogdanm 0:9b334a45a8ff 1545 #define AIPS_PACRP_SP2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1546 #define AIPS_PACRP_SP2_SHIFT 22
bogdanm 0:9b334a45a8ff 1547 #define AIPS_PACRP_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1548 #define AIPS_PACRP_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1549 #define AIPS_PACRP_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1550 #define AIPS_PACRP_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1551 #define AIPS_PACRP_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1552 #define AIPS_PACRP_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1553 #define AIPS_PACRP_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1554 #define AIPS_PACRP_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1555 #define AIPS_PACRP_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1556 #define AIPS_PACRP_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1557 #define AIPS_PACRP_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1558 #define AIPS_PACRP_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1559 /* PACRU Bit Fields */
bogdanm 0:9b334a45a8ff 1560 #define AIPS_PACRU_TP1_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1561 #define AIPS_PACRU_TP1_SHIFT 24
bogdanm 0:9b334a45a8ff 1562 #define AIPS_PACRU_WP1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1563 #define AIPS_PACRU_WP1_SHIFT 25
bogdanm 0:9b334a45a8ff 1564 #define AIPS_PACRU_SP1_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1565 #define AIPS_PACRU_SP1_SHIFT 26
bogdanm 0:9b334a45a8ff 1566 #define AIPS_PACRU_TP0_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1567 #define AIPS_PACRU_TP0_SHIFT 28
bogdanm 0:9b334a45a8ff 1568 #define AIPS_PACRU_WP0_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1569 #define AIPS_PACRU_WP0_SHIFT 29
bogdanm 0:9b334a45a8ff 1570 #define AIPS_PACRU_SP0_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1571 #define AIPS_PACRU_SP0_SHIFT 30
bogdanm 0:9b334a45a8ff 1572
bogdanm 0:9b334a45a8ff 1573 /*!
bogdanm 0:9b334a45a8ff 1574 * @}
bogdanm 0:9b334a45a8ff 1575 */ /* end of group AIPS_Register_Masks */
bogdanm 0:9b334a45a8ff 1576
bogdanm 0:9b334a45a8ff 1577
bogdanm 0:9b334a45a8ff 1578 /* AIPS - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 1579 /** Peripheral AIPS0 base address */
bogdanm 0:9b334a45a8ff 1580 #define AIPS0_BASE (0x40000000u)
bogdanm 0:9b334a45a8ff 1581 /** Peripheral AIPS0 base pointer */
bogdanm 0:9b334a45a8ff 1582 #define AIPS0 ((AIPS_Type *)AIPS0_BASE)
bogdanm 0:9b334a45a8ff 1583 #define AIPS0_BASE_PTR (AIPS0)
bogdanm 0:9b334a45a8ff 1584 /** Peripheral AIPS1 base address */
bogdanm 0:9b334a45a8ff 1585 #define AIPS1_BASE (0x40080000u)
bogdanm 0:9b334a45a8ff 1586 /** Peripheral AIPS1 base pointer */
bogdanm 0:9b334a45a8ff 1587 #define AIPS1 ((AIPS_Type *)AIPS1_BASE)
bogdanm 0:9b334a45a8ff 1588 #define AIPS1_BASE_PTR (AIPS1)
bogdanm 0:9b334a45a8ff 1589 /** Array initializer of AIPS peripheral base addresses */
bogdanm 0:9b334a45a8ff 1590 #define AIPS_BASE_ADDRS { AIPS0_BASE, AIPS1_BASE }
bogdanm 0:9b334a45a8ff 1591 /** Array initializer of AIPS peripheral base pointers */
bogdanm 0:9b334a45a8ff 1592 #define AIPS_BASE_PTRS { AIPS0, AIPS1 }
bogdanm 0:9b334a45a8ff 1593
bogdanm 0:9b334a45a8ff 1594 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1595 -- AIPS - Register accessor macros
bogdanm 0:9b334a45a8ff 1596 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1597
bogdanm 0:9b334a45a8ff 1598 /*!
bogdanm 0:9b334a45a8ff 1599 * @addtogroup AIPS_Register_Accessor_Macros AIPS - Register accessor macros
bogdanm 0:9b334a45a8ff 1600 * @{
bogdanm 0:9b334a45a8ff 1601 */
bogdanm 0:9b334a45a8ff 1602
bogdanm 0:9b334a45a8ff 1603
bogdanm 0:9b334a45a8ff 1604 /* AIPS - Register instance definitions */
bogdanm 0:9b334a45a8ff 1605 /* AIPS0 */
bogdanm 0:9b334a45a8ff 1606 #define AIPS0_MPRA AIPS_MPRA_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1607 #define AIPS0_PACRA AIPS_PACRA_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1608 #define AIPS0_PACRB AIPS_PACRB_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1609 #define AIPS0_PACRC AIPS_PACRC_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1610 #define AIPS0_PACRD AIPS_PACRD_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1611 #define AIPS0_PACRE AIPS_PACRE_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1612 #define AIPS0_PACRF AIPS_PACRF_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1613 #define AIPS0_PACRG AIPS_PACRG_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1614 #define AIPS0_PACRH AIPS_PACRH_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1615 #define AIPS0_PACRI AIPS_PACRI_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1616 #define AIPS0_PACRJ AIPS_PACRJ_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1617 #define AIPS0_PACRK AIPS_PACRK_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1618 #define AIPS0_PACRL AIPS_PACRL_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1619 #define AIPS0_PACRM AIPS_PACRM_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1620 #define AIPS0_PACRN AIPS_PACRN_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1621 #define AIPS0_PACRO AIPS_PACRO_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1622 #define AIPS0_PACRP AIPS_PACRP_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1623 #define AIPS0_PACRU AIPS_PACRU_REG(AIPS0)
bogdanm 0:9b334a45a8ff 1624 /* AIPS1 */
bogdanm 0:9b334a45a8ff 1625 #define AIPS1_MPRA AIPS_MPRA_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1626 #define AIPS1_PACRA AIPS_PACRA_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1627 #define AIPS1_PACRB AIPS_PACRB_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1628 #define AIPS1_PACRC AIPS_PACRC_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1629 #define AIPS1_PACRD AIPS_PACRD_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1630 #define AIPS1_PACRE AIPS_PACRE_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1631 #define AIPS1_PACRF AIPS_PACRF_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1632 #define AIPS1_PACRG AIPS_PACRG_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1633 #define AIPS1_PACRH AIPS_PACRH_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1634 #define AIPS1_PACRI AIPS_PACRI_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1635 #define AIPS1_PACRJ AIPS_PACRJ_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1636 #define AIPS1_PACRK AIPS_PACRK_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1637 #define AIPS1_PACRL AIPS_PACRL_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1638 #define AIPS1_PACRM AIPS_PACRM_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1639 #define AIPS1_PACRN AIPS_PACRN_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1640 #define AIPS1_PACRO AIPS_PACRO_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1641 #define AIPS1_PACRP AIPS_PACRP_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1642 #define AIPS1_PACRU AIPS_PACRU_REG(AIPS1)
bogdanm 0:9b334a45a8ff 1643
bogdanm 0:9b334a45a8ff 1644 /*!
bogdanm 0:9b334a45a8ff 1645 * @}
bogdanm 0:9b334a45a8ff 1646 */ /* end of group AIPS_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 1647
bogdanm 0:9b334a45a8ff 1648
bogdanm 0:9b334a45a8ff 1649 /*!
bogdanm 0:9b334a45a8ff 1650 * @}
bogdanm 0:9b334a45a8ff 1651 */ /* end of group AIPS_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 1652
bogdanm 0:9b334a45a8ff 1653
bogdanm 0:9b334a45a8ff 1654 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1655 -- AXBS Peripheral Access Layer
bogdanm 0:9b334a45a8ff 1656 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1657
bogdanm 0:9b334a45a8ff 1658 /*!
bogdanm 0:9b334a45a8ff 1659 * @addtogroup AXBS_Peripheral_Access_Layer AXBS Peripheral Access Layer
bogdanm 0:9b334a45a8ff 1660 * @{
bogdanm 0:9b334a45a8ff 1661 */
bogdanm 0:9b334a45a8ff 1662
bogdanm 0:9b334a45a8ff 1663 /** AXBS - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 1664 typedef struct {
bogdanm 0:9b334a45a8ff 1665 struct { /* offset: 0x0, array step: 0x100 */
bogdanm 0:9b334a45a8ff 1666 __IO uint32_t PRS; /**< Priority Registers Slave, array offset: 0x0, array step: 0x100 */
bogdanm 0:9b334a45a8ff 1667 uint8_t RESERVED_0[12];
bogdanm 0:9b334a45a8ff 1668 __IO uint32_t CRS; /**< Control Register, array offset: 0x10, array step: 0x100 */
bogdanm 0:9b334a45a8ff 1669 uint8_t RESERVED_1[236];
bogdanm 0:9b334a45a8ff 1670 } SLAVE[5];
bogdanm 0:9b334a45a8ff 1671 uint8_t RESERVED_0[768];
bogdanm 0:9b334a45a8ff 1672 __IO uint32_t MGPCR0; /**< Master General Purpose Control Register, offset: 0x800 */
bogdanm 0:9b334a45a8ff 1673 uint8_t RESERVED_1[252];
bogdanm 0:9b334a45a8ff 1674 __IO uint32_t MGPCR1; /**< Master General Purpose Control Register, offset: 0x900 */
bogdanm 0:9b334a45a8ff 1675 uint8_t RESERVED_2[252];
bogdanm 0:9b334a45a8ff 1676 __IO uint32_t MGPCR2; /**< Master General Purpose Control Register, offset: 0xA00 */
bogdanm 0:9b334a45a8ff 1677 uint8_t RESERVED_3[252];
bogdanm 0:9b334a45a8ff 1678 __IO uint32_t MGPCR3; /**< Master General Purpose Control Register, offset: 0xB00 */
bogdanm 0:9b334a45a8ff 1679 uint8_t RESERVED_4[252];
bogdanm 0:9b334a45a8ff 1680 __IO uint32_t MGPCR4; /**< Master General Purpose Control Register, offset: 0xC00 */
bogdanm 0:9b334a45a8ff 1681 uint8_t RESERVED_5[252];
bogdanm 0:9b334a45a8ff 1682 __IO uint32_t MGPCR5; /**< Master General Purpose Control Register, offset: 0xD00 */
bogdanm 0:9b334a45a8ff 1683 } AXBS_Type, *AXBS_MemMapPtr;
bogdanm 0:9b334a45a8ff 1684
bogdanm 0:9b334a45a8ff 1685 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1686 -- AXBS - Register accessor macros
bogdanm 0:9b334a45a8ff 1687 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1688
bogdanm 0:9b334a45a8ff 1689 /*!
bogdanm 0:9b334a45a8ff 1690 * @addtogroup AXBS_Register_Accessor_Macros AXBS - Register accessor macros
bogdanm 0:9b334a45a8ff 1691 * @{
bogdanm 0:9b334a45a8ff 1692 */
bogdanm 0:9b334a45a8ff 1693
bogdanm 0:9b334a45a8ff 1694
bogdanm 0:9b334a45a8ff 1695 /* AXBS - Register accessors */
bogdanm 0:9b334a45a8ff 1696 #define AXBS_PRS_REG(base,index) ((base)->SLAVE[index].PRS)
bogdanm 0:9b334a45a8ff 1697 #define AXBS_CRS_REG(base,index) ((base)->SLAVE[index].CRS)
bogdanm 0:9b334a45a8ff 1698 #define AXBS_MGPCR0_REG(base) ((base)->MGPCR0)
bogdanm 0:9b334a45a8ff 1699 #define AXBS_MGPCR1_REG(base) ((base)->MGPCR1)
bogdanm 0:9b334a45a8ff 1700 #define AXBS_MGPCR2_REG(base) ((base)->MGPCR2)
bogdanm 0:9b334a45a8ff 1701 #define AXBS_MGPCR3_REG(base) ((base)->MGPCR3)
bogdanm 0:9b334a45a8ff 1702 #define AXBS_MGPCR4_REG(base) ((base)->MGPCR4)
bogdanm 0:9b334a45a8ff 1703 #define AXBS_MGPCR5_REG(base) ((base)->MGPCR5)
bogdanm 0:9b334a45a8ff 1704
bogdanm 0:9b334a45a8ff 1705 /*!
bogdanm 0:9b334a45a8ff 1706 * @}
bogdanm 0:9b334a45a8ff 1707 */ /* end of group AXBS_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 1708
bogdanm 0:9b334a45a8ff 1709
bogdanm 0:9b334a45a8ff 1710 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1711 -- AXBS Register Masks
bogdanm 0:9b334a45a8ff 1712 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1713
bogdanm 0:9b334a45a8ff 1714 /*!
bogdanm 0:9b334a45a8ff 1715 * @addtogroup AXBS_Register_Masks AXBS Register Masks
bogdanm 0:9b334a45a8ff 1716 * @{
bogdanm 0:9b334a45a8ff 1717 */
bogdanm 0:9b334a45a8ff 1718
bogdanm 0:9b334a45a8ff 1719 /* PRS Bit Fields */
bogdanm 0:9b334a45a8ff 1720 #define AXBS_PRS_M0_MASK 0x7u
bogdanm 0:9b334a45a8ff 1721 #define AXBS_PRS_M0_SHIFT 0
bogdanm 0:9b334a45a8ff 1722 #define AXBS_PRS_M0(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M0_SHIFT))&AXBS_PRS_M0_MASK)
bogdanm 0:9b334a45a8ff 1723 #define AXBS_PRS_M1_MASK 0x70u
bogdanm 0:9b334a45a8ff 1724 #define AXBS_PRS_M1_SHIFT 4
bogdanm 0:9b334a45a8ff 1725 #define AXBS_PRS_M1(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M1_SHIFT))&AXBS_PRS_M1_MASK)
bogdanm 0:9b334a45a8ff 1726 #define AXBS_PRS_M2_MASK 0x700u
bogdanm 0:9b334a45a8ff 1727 #define AXBS_PRS_M2_SHIFT 8
bogdanm 0:9b334a45a8ff 1728 #define AXBS_PRS_M2(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M2_SHIFT))&AXBS_PRS_M2_MASK)
bogdanm 0:9b334a45a8ff 1729 #define AXBS_PRS_M3_MASK 0x7000u
bogdanm 0:9b334a45a8ff 1730 #define AXBS_PRS_M3_SHIFT 12
bogdanm 0:9b334a45a8ff 1731 #define AXBS_PRS_M3(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M3_SHIFT))&AXBS_PRS_M3_MASK)
bogdanm 0:9b334a45a8ff 1732 #define AXBS_PRS_M4_MASK 0x70000u
bogdanm 0:9b334a45a8ff 1733 #define AXBS_PRS_M4_SHIFT 16
bogdanm 0:9b334a45a8ff 1734 #define AXBS_PRS_M4(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M4_SHIFT))&AXBS_PRS_M4_MASK)
bogdanm 0:9b334a45a8ff 1735 #define AXBS_PRS_M5_MASK 0x700000u
bogdanm 0:9b334a45a8ff 1736 #define AXBS_PRS_M5_SHIFT 20
bogdanm 0:9b334a45a8ff 1737 #define AXBS_PRS_M5(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M5_SHIFT))&AXBS_PRS_M5_MASK)
bogdanm 0:9b334a45a8ff 1738 /* CRS Bit Fields */
bogdanm 0:9b334a45a8ff 1739 #define AXBS_CRS_PARK_MASK 0x7u
bogdanm 0:9b334a45a8ff 1740 #define AXBS_CRS_PARK_SHIFT 0
bogdanm 0:9b334a45a8ff 1741 #define AXBS_CRS_PARK(x) (((uint32_t)(((uint32_t)(x))<<AXBS_CRS_PARK_SHIFT))&AXBS_CRS_PARK_MASK)
bogdanm 0:9b334a45a8ff 1742 #define AXBS_CRS_PCTL_MASK 0x30u
bogdanm 0:9b334a45a8ff 1743 #define AXBS_CRS_PCTL_SHIFT 4
bogdanm 0:9b334a45a8ff 1744 #define AXBS_CRS_PCTL(x) (((uint32_t)(((uint32_t)(x))<<AXBS_CRS_PCTL_SHIFT))&AXBS_CRS_PCTL_MASK)
bogdanm 0:9b334a45a8ff 1745 #define AXBS_CRS_ARB_MASK 0x300u
bogdanm 0:9b334a45a8ff 1746 #define AXBS_CRS_ARB_SHIFT 8
bogdanm 0:9b334a45a8ff 1747 #define AXBS_CRS_ARB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_CRS_ARB_SHIFT))&AXBS_CRS_ARB_MASK)
bogdanm 0:9b334a45a8ff 1748 #define AXBS_CRS_HLP_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1749 #define AXBS_CRS_HLP_SHIFT 30
bogdanm 0:9b334a45a8ff 1750 #define AXBS_CRS_RO_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 1751 #define AXBS_CRS_RO_SHIFT 31
bogdanm 0:9b334a45a8ff 1752 /* MGPCR0 Bit Fields */
bogdanm 0:9b334a45a8ff 1753 #define AXBS_MGPCR0_AULB_MASK 0x7u
bogdanm 0:9b334a45a8ff 1754 #define AXBS_MGPCR0_AULB_SHIFT 0
bogdanm 0:9b334a45a8ff 1755 #define AXBS_MGPCR0_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR0_AULB_SHIFT))&AXBS_MGPCR0_AULB_MASK)
bogdanm 0:9b334a45a8ff 1756 /* MGPCR1 Bit Fields */
bogdanm 0:9b334a45a8ff 1757 #define AXBS_MGPCR1_AULB_MASK 0x7u
bogdanm 0:9b334a45a8ff 1758 #define AXBS_MGPCR1_AULB_SHIFT 0
bogdanm 0:9b334a45a8ff 1759 #define AXBS_MGPCR1_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR1_AULB_SHIFT))&AXBS_MGPCR1_AULB_MASK)
bogdanm 0:9b334a45a8ff 1760 /* MGPCR2 Bit Fields */
bogdanm 0:9b334a45a8ff 1761 #define AXBS_MGPCR2_AULB_MASK 0x7u
bogdanm 0:9b334a45a8ff 1762 #define AXBS_MGPCR2_AULB_SHIFT 0
bogdanm 0:9b334a45a8ff 1763 #define AXBS_MGPCR2_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR2_AULB_SHIFT))&AXBS_MGPCR2_AULB_MASK)
bogdanm 0:9b334a45a8ff 1764 /* MGPCR3 Bit Fields */
bogdanm 0:9b334a45a8ff 1765 #define AXBS_MGPCR3_AULB_MASK 0x7u
bogdanm 0:9b334a45a8ff 1766 #define AXBS_MGPCR3_AULB_SHIFT 0
bogdanm 0:9b334a45a8ff 1767 #define AXBS_MGPCR3_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR3_AULB_SHIFT))&AXBS_MGPCR3_AULB_MASK)
bogdanm 0:9b334a45a8ff 1768 /* MGPCR4 Bit Fields */
bogdanm 0:9b334a45a8ff 1769 #define AXBS_MGPCR4_AULB_MASK 0x7u
bogdanm 0:9b334a45a8ff 1770 #define AXBS_MGPCR4_AULB_SHIFT 0
bogdanm 0:9b334a45a8ff 1771 #define AXBS_MGPCR4_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR4_AULB_SHIFT))&AXBS_MGPCR4_AULB_MASK)
bogdanm 0:9b334a45a8ff 1772 /* MGPCR5 Bit Fields */
bogdanm 0:9b334a45a8ff 1773 #define AXBS_MGPCR5_AULB_MASK 0x7u
bogdanm 0:9b334a45a8ff 1774 #define AXBS_MGPCR5_AULB_SHIFT 0
bogdanm 0:9b334a45a8ff 1775 #define AXBS_MGPCR5_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR5_AULB_SHIFT))&AXBS_MGPCR5_AULB_MASK)
bogdanm 0:9b334a45a8ff 1776
bogdanm 0:9b334a45a8ff 1777 /*!
bogdanm 0:9b334a45a8ff 1778 * @}
bogdanm 0:9b334a45a8ff 1779 */ /* end of group AXBS_Register_Masks */
bogdanm 0:9b334a45a8ff 1780
bogdanm 0:9b334a45a8ff 1781
bogdanm 0:9b334a45a8ff 1782 /* AXBS - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 1783 /** Peripheral AXBS base address */
bogdanm 0:9b334a45a8ff 1784 #define AXBS_BASE (0x40004000u)
bogdanm 0:9b334a45a8ff 1785 /** Peripheral AXBS base pointer */
bogdanm 0:9b334a45a8ff 1786 #define AXBS ((AXBS_Type *)AXBS_BASE)
bogdanm 0:9b334a45a8ff 1787 #define AXBS_BASE_PTR (AXBS)
bogdanm 0:9b334a45a8ff 1788 /** Array initializer of AXBS peripheral base addresses */
bogdanm 0:9b334a45a8ff 1789 #define AXBS_BASE_ADDRS { AXBS_BASE }
bogdanm 0:9b334a45a8ff 1790 /** Array initializer of AXBS peripheral base pointers */
bogdanm 0:9b334a45a8ff 1791 #define AXBS_BASE_PTRS { AXBS }
bogdanm 0:9b334a45a8ff 1792
bogdanm 0:9b334a45a8ff 1793 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1794 -- AXBS - Register accessor macros
bogdanm 0:9b334a45a8ff 1795 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1796
bogdanm 0:9b334a45a8ff 1797 /*!
bogdanm 0:9b334a45a8ff 1798 * @addtogroup AXBS_Register_Accessor_Macros AXBS - Register accessor macros
bogdanm 0:9b334a45a8ff 1799 * @{
bogdanm 0:9b334a45a8ff 1800 */
bogdanm 0:9b334a45a8ff 1801
bogdanm 0:9b334a45a8ff 1802
bogdanm 0:9b334a45a8ff 1803 /* AXBS - Register instance definitions */
bogdanm 0:9b334a45a8ff 1804 /* AXBS */
bogdanm 0:9b334a45a8ff 1805 #define AXBS_PRS0 AXBS_PRS_REG(AXBS,0)
bogdanm 0:9b334a45a8ff 1806 #define AXBS_CRS0 AXBS_CRS_REG(AXBS,0)
bogdanm 0:9b334a45a8ff 1807 #define AXBS_PRS1 AXBS_PRS_REG(AXBS,1)
bogdanm 0:9b334a45a8ff 1808 #define AXBS_CRS1 AXBS_CRS_REG(AXBS,1)
bogdanm 0:9b334a45a8ff 1809 #define AXBS_PRS2 AXBS_PRS_REG(AXBS,2)
bogdanm 0:9b334a45a8ff 1810 #define AXBS_CRS2 AXBS_CRS_REG(AXBS,2)
bogdanm 0:9b334a45a8ff 1811 #define AXBS_PRS3 AXBS_PRS_REG(AXBS,3)
bogdanm 0:9b334a45a8ff 1812 #define AXBS_CRS3 AXBS_CRS_REG(AXBS,3)
bogdanm 0:9b334a45a8ff 1813 #define AXBS_PRS4 AXBS_PRS_REG(AXBS,4)
bogdanm 0:9b334a45a8ff 1814 #define AXBS_CRS4 AXBS_CRS_REG(AXBS,4)
bogdanm 0:9b334a45a8ff 1815 #define AXBS_MGPCR0 AXBS_MGPCR0_REG(AXBS)
bogdanm 0:9b334a45a8ff 1816 #define AXBS_MGPCR1 AXBS_MGPCR1_REG(AXBS)
bogdanm 0:9b334a45a8ff 1817 #define AXBS_MGPCR2 AXBS_MGPCR2_REG(AXBS)
bogdanm 0:9b334a45a8ff 1818 #define AXBS_MGPCR3 AXBS_MGPCR3_REG(AXBS)
bogdanm 0:9b334a45a8ff 1819 #define AXBS_MGPCR4 AXBS_MGPCR4_REG(AXBS)
bogdanm 0:9b334a45a8ff 1820 #define AXBS_MGPCR5 AXBS_MGPCR5_REG(AXBS)
bogdanm 0:9b334a45a8ff 1821
bogdanm 0:9b334a45a8ff 1822 /* AXBS - Register array accessors */
bogdanm 0:9b334a45a8ff 1823 #define AXBS_PRS(index) AXBS_PRS_REG(AXBS,index)
bogdanm 0:9b334a45a8ff 1824 #define AXBS_CRS(index) AXBS_CRS_REG(AXBS,index)
bogdanm 0:9b334a45a8ff 1825
bogdanm 0:9b334a45a8ff 1826 /*!
bogdanm 0:9b334a45a8ff 1827 * @}
bogdanm 0:9b334a45a8ff 1828 */ /* end of group AXBS_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 1829
bogdanm 0:9b334a45a8ff 1830
bogdanm 0:9b334a45a8ff 1831 /*!
bogdanm 0:9b334a45a8ff 1832 * @}
bogdanm 0:9b334a45a8ff 1833 */ /* end of group AXBS_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 1834
bogdanm 0:9b334a45a8ff 1835
bogdanm 0:9b334a45a8ff 1836 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1837 -- CAN Peripheral Access Layer
bogdanm 0:9b334a45a8ff 1838 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1839
bogdanm 0:9b334a45a8ff 1840 /*!
bogdanm 0:9b334a45a8ff 1841 * @addtogroup CAN_Peripheral_Access_Layer CAN Peripheral Access Layer
bogdanm 0:9b334a45a8ff 1842 * @{
bogdanm 0:9b334a45a8ff 1843 */
bogdanm 0:9b334a45a8ff 1844
bogdanm 0:9b334a45a8ff 1845 /** CAN - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 1846 typedef struct {
bogdanm 0:9b334a45a8ff 1847 __IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 1848 __IO uint32_t CTRL1; /**< Control 1 register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 1849 __IO uint32_t TIMER; /**< Free Running Timer, offset: 0x8 */
bogdanm 0:9b334a45a8ff 1850 uint8_t RESERVED_0[4];
bogdanm 0:9b334a45a8ff 1851 __IO uint32_t RXMGMASK; /**< Rx Mailboxes Global Mask Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 1852 __IO uint32_t RX14MASK; /**< Rx 14 Mask register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 1853 __IO uint32_t RX15MASK; /**< Rx 15 Mask register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 1854 __IO uint32_t ECR; /**< Error Counter, offset: 0x1C */
bogdanm 0:9b334a45a8ff 1855 __IO uint32_t ESR1; /**< Error and Status 1 register, offset: 0x20 */
bogdanm 0:9b334a45a8ff 1856 uint8_t RESERVED_1[4];
bogdanm 0:9b334a45a8ff 1857 __IO uint32_t IMASK1; /**< Interrupt Masks 1 register, offset: 0x28 */
bogdanm 0:9b334a45a8ff 1858 uint8_t RESERVED_2[4];
bogdanm 0:9b334a45a8ff 1859 __IO uint32_t IFLAG1; /**< Interrupt Flags 1 register, offset: 0x30 */
bogdanm 0:9b334a45a8ff 1860 __IO uint32_t CTRL2; /**< Control 2 register, offset: 0x34 */
bogdanm 0:9b334a45a8ff 1861 __I uint32_t ESR2; /**< Error and Status 2 register, offset: 0x38 */
bogdanm 0:9b334a45a8ff 1862 uint8_t RESERVED_3[8];
bogdanm 0:9b334a45a8ff 1863 __I uint32_t CRCR; /**< CRC Register, offset: 0x44 */
bogdanm 0:9b334a45a8ff 1864 __IO uint32_t RXFGMASK; /**< Rx FIFO Global Mask register, offset: 0x48 */
bogdanm 0:9b334a45a8ff 1865 __I uint32_t RXFIR; /**< Rx FIFO Information Register, offset: 0x4C */
bogdanm 0:9b334a45a8ff 1866 uint8_t RESERVED_4[48];
bogdanm 0:9b334a45a8ff 1867 struct { /* offset: 0x80, array step: 0x10 */
bogdanm 0:9b334a45a8ff 1868 __IO uint32_t CS; /**< Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset: 0x80, array step: 0x10 */
bogdanm 0:9b334a45a8ff 1869 __IO uint32_t ID; /**< Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset: 0x84, array step: 0x10 */
bogdanm 0:9b334a45a8ff 1870 __IO uint32_t WORD0; /**< Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset: 0x88, array step: 0x10 */
bogdanm 0:9b334a45a8ff 1871 __IO uint32_t WORD1; /**< Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset: 0x8C, array step: 0x10 */
bogdanm 0:9b334a45a8ff 1872 } MB[16];
bogdanm 0:9b334a45a8ff 1873 uint8_t RESERVED_5[1792];
bogdanm 0:9b334a45a8ff 1874 __IO uint32_t RXIMR[16]; /**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 */
bogdanm 0:9b334a45a8ff 1875 } CAN_Type, *CAN_MemMapPtr;
bogdanm 0:9b334a45a8ff 1876
bogdanm 0:9b334a45a8ff 1877 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1878 -- CAN - Register accessor macros
bogdanm 0:9b334a45a8ff 1879 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1880
bogdanm 0:9b334a45a8ff 1881 /*!
bogdanm 0:9b334a45a8ff 1882 * @addtogroup CAN_Register_Accessor_Macros CAN - Register accessor macros
bogdanm 0:9b334a45a8ff 1883 * @{
bogdanm 0:9b334a45a8ff 1884 */
bogdanm 0:9b334a45a8ff 1885
bogdanm 0:9b334a45a8ff 1886
bogdanm 0:9b334a45a8ff 1887 /* CAN - Register accessors */
bogdanm 0:9b334a45a8ff 1888 #define CAN_MCR_REG(base) ((base)->MCR)
bogdanm 0:9b334a45a8ff 1889 #define CAN_CTRL1_REG(base) ((base)->CTRL1)
bogdanm 0:9b334a45a8ff 1890 #define CAN_TIMER_REG(base) ((base)->TIMER)
bogdanm 0:9b334a45a8ff 1891 #define CAN_RXMGMASK_REG(base) ((base)->RXMGMASK)
bogdanm 0:9b334a45a8ff 1892 #define CAN_RX14MASK_REG(base) ((base)->RX14MASK)
bogdanm 0:9b334a45a8ff 1893 #define CAN_RX15MASK_REG(base) ((base)->RX15MASK)
bogdanm 0:9b334a45a8ff 1894 #define CAN_ECR_REG(base) ((base)->ECR)
bogdanm 0:9b334a45a8ff 1895 #define CAN_ESR1_REG(base) ((base)->ESR1)
bogdanm 0:9b334a45a8ff 1896 #define CAN_IMASK1_REG(base) ((base)->IMASK1)
bogdanm 0:9b334a45a8ff 1897 #define CAN_IFLAG1_REG(base) ((base)->IFLAG1)
bogdanm 0:9b334a45a8ff 1898 #define CAN_CTRL2_REG(base) ((base)->CTRL2)
bogdanm 0:9b334a45a8ff 1899 #define CAN_ESR2_REG(base) ((base)->ESR2)
bogdanm 0:9b334a45a8ff 1900 #define CAN_CRCR_REG(base) ((base)->CRCR)
bogdanm 0:9b334a45a8ff 1901 #define CAN_RXFGMASK_REG(base) ((base)->RXFGMASK)
bogdanm 0:9b334a45a8ff 1902 #define CAN_RXFIR_REG(base) ((base)->RXFIR)
bogdanm 0:9b334a45a8ff 1903 #define CAN_CS_REG(base,index) ((base)->MB[index].CS)
bogdanm 0:9b334a45a8ff 1904 #define CAN_ID_REG(base,index) ((base)->MB[index].ID)
bogdanm 0:9b334a45a8ff 1905 #define CAN_WORD0_REG(base,index) ((base)->MB[index].WORD0)
bogdanm 0:9b334a45a8ff 1906 #define CAN_WORD1_REG(base,index) ((base)->MB[index].WORD1)
bogdanm 0:9b334a45a8ff 1907 #define CAN_RXIMR_REG(base,index) ((base)->RXIMR[index])
bogdanm 0:9b334a45a8ff 1908
bogdanm 0:9b334a45a8ff 1909 /*!
bogdanm 0:9b334a45a8ff 1910 * @}
bogdanm 0:9b334a45a8ff 1911 */ /* end of group CAN_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 1912
bogdanm 0:9b334a45a8ff 1913
bogdanm 0:9b334a45a8ff 1914 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1915 -- CAN Register Masks
bogdanm 0:9b334a45a8ff 1916 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1917
bogdanm 0:9b334a45a8ff 1918 /*!
bogdanm 0:9b334a45a8ff 1919 * @addtogroup CAN_Register_Masks CAN Register Masks
bogdanm 0:9b334a45a8ff 1920 * @{
bogdanm 0:9b334a45a8ff 1921 */
bogdanm 0:9b334a45a8ff 1922
bogdanm 0:9b334a45a8ff 1923 /* MCR Bit Fields */
bogdanm 0:9b334a45a8ff 1924 #define CAN_MCR_MAXMB_MASK 0x7Fu
bogdanm 0:9b334a45a8ff 1925 #define CAN_MCR_MAXMB_SHIFT 0
bogdanm 0:9b334a45a8ff 1926 #define CAN_MCR_MAXMB(x) (((uint32_t)(((uint32_t)(x))<<CAN_MCR_MAXMB_SHIFT))&CAN_MCR_MAXMB_MASK)
bogdanm 0:9b334a45a8ff 1927 #define CAN_MCR_IDAM_MASK 0x300u
bogdanm 0:9b334a45a8ff 1928 #define CAN_MCR_IDAM_SHIFT 8
bogdanm 0:9b334a45a8ff 1929 #define CAN_MCR_IDAM(x) (((uint32_t)(((uint32_t)(x))<<CAN_MCR_IDAM_SHIFT))&CAN_MCR_IDAM_MASK)
bogdanm 0:9b334a45a8ff 1930 #define CAN_MCR_AEN_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1931 #define CAN_MCR_AEN_SHIFT 12
bogdanm 0:9b334a45a8ff 1932 #define CAN_MCR_LPRIOEN_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1933 #define CAN_MCR_LPRIOEN_SHIFT 13
bogdanm 0:9b334a45a8ff 1934 #define CAN_MCR_IRMQ_MASK 0x10000u
bogdanm 0:9b334a45a8ff 1935 #define CAN_MCR_IRMQ_SHIFT 16
bogdanm 0:9b334a45a8ff 1936 #define CAN_MCR_SRXDIS_MASK 0x20000u
bogdanm 0:9b334a45a8ff 1937 #define CAN_MCR_SRXDIS_SHIFT 17
bogdanm 0:9b334a45a8ff 1938 #define CAN_MCR_WAKSRC_MASK 0x80000u
bogdanm 0:9b334a45a8ff 1939 #define CAN_MCR_WAKSRC_SHIFT 19
bogdanm 0:9b334a45a8ff 1940 #define CAN_MCR_LPMACK_MASK 0x100000u
bogdanm 0:9b334a45a8ff 1941 #define CAN_MCR_LPMACK_SHIFT 20
bogdanm 0:9b334a45a8ff 1942 #define CAN_MCR_WRNEN_MASK 0x200000u
bogdanm 0:9b334a45a8ff 1943 #define CAN_MCR_WRNEN_SHIFT 21
bogdanm 0:9b334a45a8ff 1944 #define CAN_MCR_SLFWAK_MASK 0x400000u
bogdanm 0:9b334a45a8ff 1945 #define CAN_MCR_SLFWAK_SHIFT 22
bogdanm 0:9b334a45a8ff 1946 #define CAN_MCR_SUPV_MASK 0x800000u
bogdanm 0:9b334a45a8ff 1947 #define CAN_MCR_SUPV_SHIFT 23
bogdanm 0:9b334a45a8ff 1948 #define CAN_MCR_FRZACK_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 1949 #define CAN_MCR_FRZACK_SHIFT 24
bogdanm 0:9b334a45a8ff 1950 #define CAN_MCR_SOFTRST_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 1951 #define CAN_MCR_SOFTRST_SHIFT 25
bogdanm 0:9b334a45a8ff 1952 #define CAN_MCR_WAKMSK_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 1953 #define CAN_MCR_WAKMSK_SHIFT 26
bogdanm 0:9b334a45a8ff 1954 #define CAN_MCR_NOTRDY_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 1955 #define CAN_MCR_NOTRDY_SHIFT 27
bogdanm 0:9b334a45a8ff 1956 #define CAN_MCR_HALT_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 1957 #define CAN_MCR_HALT_SHIFT 28
bogdanm 0:9b334a45a8ff 1958 #define CAN_MCR_RFEN_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 1959 #define CAN_MCR_RFEN_SHIFT 29
bogdanm 0:9b334a45a8ff 1960 #define CAN_MCR_FRZ_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 1961 #define CAN_MCR_FRZ_SHIFT 30
bogdanm 0:9b334a45a8ff 1962 #define CAN_MCR_MDIS_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 1963 #define CAN_MCR_MDIS_SHIFT 31
bogdanm 0:9b334a45a8ff 1964 /* CTRL1 Bit Fields */
bogdanm 0:9b334a45a8ff 1965 #define CAN_CTRL1_PROPSEG_MASK 0x7u
bogdanm 0:9b334a45a8ff 1966 #define CAN_CTRL1_PROPSEG_SHIFT 0
bogdanm 0:9b334a45a8ff 1967 #define CAN_CTRL1_PROPSEG(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PROPSEG_SHIFT))&CAN_CTRL1_PROPSEG_MASK)
bogdanm 0:9b334a45a8ff 1968 #define CAN_CTRL1_LOM_MASK 0x8u
bogdanm 0:9b334a45a8ff 1969 #define CAN_CTRL1_LOM_SHIFT 3
bogdanm 0:9b334a45a8ff 1970 #define CAN_CTRL1_LBUF_MASK 0x10u
bogdanm 0:9b334a45a8ff 1971 #define CAN_CTRL1_LBUF_SHIFT 4
bogdanm 0:9b334a45a8ff 1972 #define CAN_CTRL1_TSYN_MASK 0x20u
bogdanm 0:9b334a45a8ff 1973 #define CAN_CTRL1_TSYN_SHIFT 5
bogdanm 0:9b334a45a8ff 1974 #define CAN_CTRL1_BOFFREC_MASK 0x40u
bogdanm 0:9b334a45a8ff 1975 #define CAN_CTRL1_BOFFREC_SHIFT 6
bogdanm 0:9b334a45a8ff 1976 #define CAN_CTRL1_SMP_MASK 0x80u
bogdanm 0:9b334a45a8ff 1977 #define CAN_CTRL1_SMP_SHIFT 7
bogdanm 0:9b334a45a8ff 1978 #define CAN_CTRL1_RWRNMSK_MASK 0x400u
bogdanm 0:9b334a45a8ff 1979 #define CAN_CTRL1_RWRNMSK_SHIFT 10
bogdanm 0:9b334a45a8ff 1980 #define CAN_CTRL1_TWRNMSK_MASK 0x800u
bogdanm 0:9b334a45a8ff 1981 #define CAN_CTRL1_TWRNMSK_SHIFT 11
bogdanm 0:9b334a45a8ff 1982 #define CAN_CTRL1_LPB_MASK 0x1000u
bogdanm 0:9b334a45a8ff 1983 #define CAN_CTRL1_LPB_SHIFT 12
bogdanm 0:9b334a45a8ff 1984 #define CAN_CTRL1_CLKSRC_MASK 0x2000u
bogdanm 0:9b334a45a8ff 1985 #define CAN_CTRL1_CLKSRC_SHIFT 13
bogdanm 0:9b334a45a8ff 1986 #define CAN_CTRL1_ERRMSK_MASK 0x4000u
bogdanm 0:9b334a45a8ff 1987 #define CAN_CTRL1_ERRMSK_SHIFT 14
bogdanm 0:9b334a45a8ff 1988 #define CAN_CTRL1_BOFFMSK_MASK 0x8000u
bogdanm 0:9b334a45a8ff 1989 #define CAN_CTRL1_BOFFMSK_SHIFT 15
bogdanm 0:9b334a45a8ff 1990 #define CAN_CTRL1_PSEG2_MASK 0x70000u
bogdanm 0:9b334a45a8ff 1991 #define CAN_CTRL1_PSEG2_SHIFT 16
bogdanm 0:9b334a45a8ff 1992 #define CAN_CTRL1_PSEG2(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PSEG2_SHIFT))&CAN_CTRL1_PSEG2_MASK)
bogdanm 0:9b334a45a8ff 1993 #define CAN_CTRL1_PSEG1_MASK 0x380000u
bogdanm 0:9b334a45a8ff 1994 #define CAN_CTRL1_PSEG1_SHIFT 19
bogdanm 0:9b334a45a8ff 1995 #define CAN_CTRL1_PSEG1(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PSEG1_SHIFT))&CAN_CTRL1_PSEG1_MASK)
bogdanm 0:9b334a45a8ff 1996 #define CAN_CTRL1_RJW_MASK 0xC00000u
bogdanm 0:9b334a45a8ff 1997 #define CAN_CTRL1_RJW_SHIFT 22
bogdanm 0:9b334a45a8ff 1998 #define CAN_CTRL1_RJW(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_RJW_SHIFT))&CAN_CTRL1_RJW_MASK)
bogdanm 0:9b334a45a8ff 1999 #define CAN_CTRL1_PRESDIV_MASK 0xFF000000u
bogdanm 0:9b334a45a8ff 2000 #define CAN_CTRL1_PRESDIV_SHIFT 24
bogdanm 0:9b334a45a8ff 2001 #define CAN_CTRL1_PRESDIV(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PRESDIV_SHIFT))&CAN_CTRL1_PRESDIV_MASK)
bogdanm 0:9b334a45a8ff 2002 /* TIMER Bit Fields */
bogdanm 0:9b334a45a8ff 2003 #define CAN_TIMER_TIMER_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 2004 #define CAN_TIMER_TIMER_SHIFT 0
bogdanm 0:9b334a45a8ff 2005 #define CAN_TIMER_TIMER(x) (((uint32_t)(((uint32_t)(x))<<CAN_TIMER_TIMER_SHIFT))&CAN_TIMER_TIMER_MASK)
bogdanm 0:9b334a45a8ff 2006 /* RXMGMASK Bit Fields */
bogdanm 0:9b334a45a8ff 2007 #define CAN_RXMGMASK_MG_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2008 #define CAN_RXMGMASK_MG_SHIFT 0
bogdanm 0:9b334a45a8ff 2009 #define CAN_RXMGMASK_MG(x) (((uint32_t)(((uint32_t)(x))<<CAN_RXMGMASK_MG_SHIFT))&CAN_RXMGMASK_MG_MASK)
bogdanm 0:9b334a45a8ff 2010 /* RX14MASK Bit Fields */
bogdanm 0:9b334a45a8ff 2011 #define CAN_RX14MASK_RX14M_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2012 #define CAN_RX14MASK_RX14M_SHIFT 0
bogdanm 0:9b334a45a8ff 2013 #define CAN_RX14MASK_RX14M(x) (((uint32_t)(((uint32_t)(x))<<CAN_RX14MASK_RX14M_SHIFT))&CAN_RX14MASK_RX14M_MASK)
bogdanm 0:9b334a45a8ff 2014 /* RX15MASK Bit Fields */
bogdanm 0:9b334a45a8ff 2015 #define CAN_RX15MASK_RX15M_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2016 #define CAN_RX15MASK_RX15M_SHIFT 0
bogdanm 0:9b334a45a8ff 2017 #define CAN_RX15MASK_RX15M(x) (((uint32_t)(((uint32_t)(x))<<CAN_RX15MASK_RX15M_SHIFT))&CAN_RX15MASK_RX15M_MASK)
bogdanm 0:9b334a45a8ff 2018 /* ECR Bit Fields */
bogdanm 0:9b334a45a8ff 2019 #define CAN_ECR_TXERRCNT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 2020 #define CAN_ECR_TXERRCNT_SHIFT 0
bogdanm 0:9b334a45a8ff 2021 #define CAN_ECR_TXERRCNT(x) (((uint32_t)(((uint32_t)(x))<<CAN_ECR_TXERRCNT_SHIFT))&CAN_ECR_TXERRCNT_MASK)
bogdanm 0:9b334a45a8ff 2022 #define CAN_ECR_RXERRCNT_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 2023 #define CAN_ECR_RXERRCNT_SHIFT 8
bogdanm 0:9b334a45a8ff 2024 #define CAN_ECR_RXERRCNT(x) (((uint32_t)(((uint32_t)(x))<<CAN_ECR_RXERRCNT_SHIFT))&CAN_ECR_RXERRCNT_MASK)
bogdanm 0:9b334a45a8ff 2025 /* ESR1 Bit Fields */
bogdanm 0:9b334a45a8ff 2026 #define CAN_ESR1_WAKINT_MASK 0x1u
bogdanm 0:9b334a45a8ff 2027 #define CAN_ESR1_WAKINT_SHIFT 0
bogdanm 0:9b334a45a8ff 2028 #define CAN_ESR1_ERRINT_MASK 0x2u
bogdanm 0:9b334a45a8ff 2029 #define CAN_ESR1_ERRINT_SHIFT 1
bogdanm 0:9b334a45a8ff 2030 #define CAN_ESR1_BOFFINT_MASK 0x4u
bogdanm 0:9b334a45a8ff 2031 #define CAN_ESR1_BOFFINT_SHIFT 2
bogdanm 0:9b334a45a8ff 2032 #define CAN_ESR1_RX_MASK 0x8u
bogdanm 0:9b334a45a8ff 2033 #define CAN_ESR1_RX_SHIFT 3
bogdanm 0:9b334a45a8ff 2034 #define CAN_ESR1_FLTCONF_MASK 0x30u
bogdanm 0:9b334a45a8ff 2035 #define CAN_ESR1_FLTCONF_SHIFT 4
bogdanm 0:9b334a45a8ff 2036 #define CAN_ESR1_FLTCONF(x) (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_FLTCONF_SHIFT))&CAN_ESR1_FLTCONF_MASK)
bogdanm 0:9b334a45a8ff 2037 #define CAN_ESR1_TX_MASK 0x40u
bogdanm 0:9b334a45a8ff 2038 #define CAN_ESR1_TX_SHIFT 6
bogdanm 0:9b334a45a8ff 2039 #define CAN_ESR1_IDLE_MASK 0x80u
bogdanm 0:9b334a45a8ff 2040 #define CAN_ESR1_IDLE_SHIFT 7
bogdanm 0:9b334a45a8ff 2041 #define CAN_ESR1_RXWRN_MASK 0x100u
bogdanm 0:9b334a45a8ff 2042 #define CAN_ESR1_RXWRN_SHIFT 8
bogdanm 0:9b334a45a8ff 2043 #define CAN_ESR1_TXWRN_MASK 0x200u
bogdanm 0:9b334a45a8ff 2044 #define CAN_ESR1_TXWRN_SHIFT 9
bogdanm 0:9b334a45a8ff 2045 #define CAN_ESR1_STFERR_MASK 0x400u
bogdanm 0:9b334a45a8ff 2046 #define CAN_ESR1_STFERR_SHIFT 10
bogdanm 0:9b334a45a8ff 2047 #define CAN_ESR1_FRMERR_MASK 0x800u
bogdanm 0:9b334a45a8ff 2048 #define CAN_ESR1_FRMERR_SHIFT 11
bogdanm 0:9b334a45a8ff 2049 #define CAN_ESR1_CRCERR_MASK 0x1000u
bogdanm 0:9b334a45a8ff 2050 #define CAN_ESR1_CRCERR_SHIFT 12
bogdanm 0:9b334a45a8ff 2051 #define CAN_ESR1_ACKERR_MASK 0x2000u
bogdanm 0:9b334a45a8ff 2052 #define CAN_ESR1_ACKERR_SHIFT 13
bogdanm 0:9b334a45a8ff 2053 #define CAN_ESR1_BIT0ERR_MASK 0x4000u
bogdanm 0:9b334a45a8ff 2054 #define CAN_ESR1_BIT0ERR_SHIFT 14
bogdanm 0:9b334a45a8ff 2055 #define CAN_ESR1_BIT1ERR_MASK 0x8000u
bogdanm 0:9b334a45a8ff 2056 #define CAN_ESR1_BIT1ERR_SHIFT 15
bogdanm 0:9b334a45a8ff 2057 #define CAN_ESR1_RWRNINT_MASK 0x10000u
bogdanm 0:9b334a45a8ff 2058 #define CAN_ESR1_RWRNINT_SHIFT 16
bogdanm 0:9b334a45a8ff 2059 #define CAN_ESR1_TWRNINT_MASK 0x20000u
bogdanm 0:9b334a45a8ff 2060 #define CAN_ESR1_TWRNINT_SHIFT 17
bogdanm 0:9b334a45a8ff 2061 #define CAN_ESR1_SYNCH_MASK 0x40000u
bogdanm 0:9b334a45a8ff 2062 #define CAN_ESR1_SYNCH_SHIFT 18
bogdanm 0:9b334a45a8ff 2063 /* IMASK1 Bit Fields */
bogdanm 0:9b334a45a8ff 2064 #define CAN_IMASK1_BUFLM_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2065 #define CAN_IMASK1_BUFLM_SHIFT 0
bogdanm 0:9b334a45a8ff 2066 #define CAN_IMASK1_BUFLM(x) (((uint32_t)(((uint32_t)(x))<<CAN_IMASK1_BUFLM_SHIFT))&CAN_IMASK1_BUFLM_MASK)
bogdanm 0:9b334a45a8ff 2067 /* IFLAG1 Bit Fields */
bogdanm 0:9b334a45a8ff 2068 #define CAN_IFLAG1_BUF0I_MASK 0x1u
bogdanm 0:9b334a45a8ff 2069 #define CAN_IFLAG1_BUF0I_SHIFT 0
bogdanm 0:9b334a45a8ff 2070 #define CAN_IFLAG1_BUF4TO1I_MASK 0x1Eu
bogdanm 0:9b334a45a8ff 2071 #define CAN_IFLAG1_BUF4TO1I_SHIFT 1
bogdanm 0:9b334a45a8ff 2072 #define CAN_IFLAG1_BUF4TO1I(x) (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF4TO1I_SHIFT))&CAN_IFLAG1_BUF4TO1I_MASK)
bogdanm 0:9b334a45a8ff 2073 #define CAN_IFLAG1_BUF5I_MASK 0x20u
bogdanm 0:9b334a45a8ff 2074 #define CAN_IFLAG1_BUF5I_SHIFT 5
bogdanm 0:9b334a45a8ff 2075 #define CAN_IFLAG1_BUF6I_MASK 0x40u
bogdanm 0:9b334a45a8ff 2076 #define CAN_IFLAG1_BUF6I_SHIFT 6
bogdanm 0:9b334a45a8ff 2077 #define CAN_IFLAG1_BUF7I_MASK 0x80u
bogdanm 0:9b334a45a8ff 2078 #define CAN_IFLAG1_BUF7I_SHIFT 7
bogdanm 0:9b334a45a8ff 2079 #define CAN_IFLAG1_BUF31TO8I_MASK 0xFFFFFF00u
bogdanm 0:9b334a45a8ff 2080 #define CAN_IFLAG1_BUF31TO8I_SHIFT 8
bogdanm 0:9b334a45a8ff 2081 #define CAN_IFLAG1_BUF31TO8I(x) (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF31TO8I_SHIFT))&CAN_IFLAG1_BUF31TO8I_MASK)
bogdanm 0:9b334a45a8ff 2082 /* CTRL2 Bit Fields */
bogdanm 0:9b334a45a8ff 2083 #define CAN_CTRL2_EACEN_MASK 0x10000u
bogdanm 0:9b334a45a8ff 2084 #define CAN_CTRL2_EACEN_SHIFT 16
bogdanm 0:9b334a45a8ff 2085 #define CAN_CTRL2_RRS_MASK 0x20000u
bogdanm 0:9b334a45a8ff 2086 #define CAN_CTRL2_RRS_SHIFT 17
bogdanm 0:9b334a45a8ff 2087 #define CAN_CTRL2_MRP_MASK 0x40000u
bogdanm 0:9b334a45a8ff 2088 #define CAN_CTRL2_MRP_SHIFT 18
bogdanm 0:9b334a45a8ff 2089 #define CAN_CTRL2_TASD_MASK 0xF80000u
bogdanm 0:9b334a45a8ff 2090 #define CAN_CTRL2_TASD_SHIFT 19
bogdanm 0:9b334a45a8ff 2091 #define CAN_CTRL2_TASD(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_TASD_SHIFT))&CAN_CTRL2_TASD_MASK)
bogdanm 0:9b334a45a8ff 2092 #define CAN_CTRL2_RFFN_MASK 0xF000000u
bogdanm 0:9b334a45a8ff 2093 #define CAN_CTRL2_RFFN_SHIFT 24
bogdanm 0:9b334a45a8ff 2094 #define CAN_CTRL2_RFFN(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_RFFN_SHIFT))&CAN_CTRL2_RFFN_MASK)
bogdanm 0:9b334a45a8ff 2095 #define CAN_CTRL2_WRMFRZ_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 2096 #define CAN_CTRL2_WRMFRZ_SHIFT 28
bogdanm 0:9b334a45a8ff 2097 /* ESR2 Bit Fields */
bogdanm 0:9b334a45a8ff 2098 #define CAN_ESR2_IMB_MASK 0x2000u
bogdanm 0:9b334a45a8ff 2099 #define CAN_ESR2_IMB_SHIFT 13
bogdanm 0:9b334a45a8ff 2100 #define CAN_ESR2_VPS_MASK 0x4000u
bogdanm 0:9b334a45a8ff 2101 #define CAN_ESR2_VPS_SHIFT 14
bogdanm 0:9b334a45a8ff 2102 #define CAN_ESR2_LPTM_MASK 0x7F0000u
bogdanm 0:9b334a45a8ff 2103 #define CAN_ESR2_LPTM_SHIFT 16
bogdanm 0:9b334a45a8ff 2104 #define CAN_ESR2_LPTM(x) (((uint32_t)(((uint32_t)(x))<<CAN_ESR2_LPTM_SHIFT))&CAN_ESR2_LPTM_MASK)
bogdanm 0:9b334a45a8ff 2105 /* CRCR Bit Fields */
bogdanm 0:9b334a45a8ff 2106 #define CAN_CRCR_TXCRC_MASK 0x7FFFu
bogdanm 0:9b334a45a8ff 2107 #define CAN_CRCR_TXCRC_SHIFT 0
bogdanm 0:9b334a45a8ff 2108 #define CAN_CRCR_TXCRC(x) (((uint32_t)(((uint32_t)(x))<<CAN_CRCR_TXCRC_SHIFT))&CAN_CRCR_TXCRC_MASK)
bogdanm 0:9b334a45a8ff 2109 #define CAN_CRCR_MBCRC_MASK 0x7F0000u
bogdanm 0:9b334a45a8ff 2110 #define CAN_CRCR_MBCRC_SHIFT 16
bogdanm 0:9b334a45a8ff 2111 #define CAN_CRCR_MBCRC(x) (((uint32_t)(((uint32_t)(x))<<CAN_CRCR_MBCRC_SHIFT))&CAN_CRCR_MBCRC_MASK)
bogdanm 0:9b334a45a8ff 2112 /* RXFGMASK Bit Fields */
bogdanm 0:9b334a45a8ff 2113 #define CAN_RXFGMASK_FGM_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2114 #define CAN_RXFGMASK_FGM_SHIFT 0
bogdanm 0:9b334a45a8ff 2115 #define CAN_RXFGMASK_FGM(x) (((uint32_t)(((uint32_t)(x))<<CAN_RXFGMASK_FGM_SHIFT))&CAN_RXFGMASK_FGM_MASK)
bogdanm 0:9b334a45a8ff 2116 /* RXFIR Bit Fields */
bogdanm 0:9b334a45a8ff 2117 #define CAN_RXFIR_IDHIT_MASK 0x1FFu
bogdanm 0:9b334a45a8ff 2118 #define CAN_RXFIR_IDHIT_SHIFT 0
bogdanm 0:9b334a45a8ff 2119 #define CAN_RXFIR_IDHIT(x) (((uint32_t)(((uint32_t)(x))<<CAN_RXFIR_IDHIT_SHIFT))&CAN_RXFIR_IDHIT_MASK)
bogdanm 0:9b334a45a8ff 2120 /* CS Bit Fields */
bogdanm 0:9b334a45a8ff 2121 #define CAN_CS_TIME_STAMP_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 2122 #define CAN_CS_TIME_STAMP_SHIFT 0
bogdanm 0:9b334a45a8ff 2123 #define CAN_CS_TIME_STAMP(x) (((uint32_t)(((uint32_t)(x))<<CAN_CS_TIME_STAMP_SHIFT))&CAN_CS_TIME_STAMP_MASK)
bogdanm 0:9b334a45a8ff 2124 #define CAN_CS_DLC_MASK 0xF0000u
bogdanm 0:9b334a45a8ff 2125 #define CAN_CS_DLC_SHIFT 16
bogdanm 0:9b334a45a8ff 2126 #define CAN_CS_DLC(x) (((uint32_t)(((uint32_t)(x))<<CAN_CS_DLC_SHIFT))&CAN_CS_DLC_MASK)
bogdanm 0:9b334a45a8ff 2127 #define CAN_CS_RTR_MASK 0x100000u
bogdanm 0:9b334a45a8ff 2128 #define CAN_CS_RTR_SHIFT 20
bogdanm 0:9b334a45a8ff 2129 #define CAN_CS_IDE_MASK 0x200000u
bogdanm 0:9b334a45a8ff 2130 #define CAN_CS_IDE_SHIFT 21
bogdanm 0:9b334a45a8ff 2131 #define CAN_CS_SRR_MASK 0x400000u
bogdanm 0:9b334a45a8ff 2132 #define CAN_CS_SRR_SHIFT 22
bogdanm 0:9b334a45a8ff 2133 #define CAN_CS_CODE_MASK 0xF000000u
bogdanm 0:9b334a45a8ff 2134 #define CAN_CS_CODE_SHIFT 24
bogdanm 0:9b334a45a8ff 2135 #define CAN_CS_CODE(x) (((uint32_t)(((uint32_t)(x))<<CAN_CS_CODE_SHIFT))&CAN_CS_CODE_MASK)
bogdanm 0:9b334a45a8ff 2136 /* ID Bit Fields */
bogdanm 0:9b334a45a8ff 2137 #define CAN_ID_EXT_MASK 0x3FFFFu
bogdanm 0:9b334a45a8ff 2138 #define CAN_ID_EXT_SHIFT 0
bogdanm 0:9b334a45a8ff 2139 #define CAN_ID_EXT(x) (((uint32_t)(((uint32_t)(x))<<CAN_ID_EXT_SHIFT))&CAN_ID_EXT_MASK)
bogdanm 0:9b334a45a8ff 2140 #define CAN_ID_STD_MASK 0x1FFC0000u
bogdanm 0:9b334a45a8ff 2141 #define CAN_ID_STD_SHIFT 18
bogdanm 0:9b334a45a8ff 2142 #define CAN_ID_STD(x) (((uint32_t)(((uint32_t)(x))<<CAN_ID_STD_SHIFT))&CAN_ID_STD_MASK)
bogdanm 0:9b334a45a8ff 2143 #define CAN_ID_PRIO_MASK 0xE0000000u
bogdanm 0:9b334a45a8ff 2144 #define CAN_ID_PRIO_SHIFT 29
bogdanm 0:9b334a45a8ff 2145 #define CAN_ID_PRIO(x) (((uint32_t)(((uint32_t)(x))<<CAN_ID_PRIO_SHIFT))&CAN_ID_PRIO_MASK)
bogdanm 0:9b334a45a8ff 2146 /* WORD0 Bit Fields */
bogdanm 0:9b334a45a8ff 2147 #define CAN_WORD0_DATA_BYTE_3_MASK 0xFFu
bogdanm 0:9b334a45a8ff 2148 #define CAN_WORD0_DATA_BYTE_3_SHIFT 0
bogdanm 0:9b334a45a8ff 2149 #define CAN_WORD0_DATA_BYTE_3(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD0_DATA_BYTE_3_SHIFT))&CAN_WORD0_DATA_BYTE_3_MASK)
bogdanm 0:9b334a45a8ff 2150 #define CAN_WORD0_DATA_BYTE_2_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 2151 #define CAN_WORD0_DATA_BYTE_2_SHIFT 8
bogdanm 0:9b334a45a8ff 2152 #define CAN_WORD0_DATA_BYTE_2(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD0_DATA_BYTE_2_SHIFT))&CAN_WORD0_DATA_BYTE_2_MASK)
bogdanm 0:9b334a45a8ff 2153 #define CAN_WORD0_DATA_BYTE_1_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 2154 #define CAN_WORD0_DATA_BYTE_1_SHIFT 16
bogdanm 0:9b334a45a8ff 2155 #define CAN_WORD0_DATA_BYTE_1(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD0_DATA_BYTE_1_SHIFT))&CAN_WORD0_DATA_BYTE_1_MASK)
bogdanm 0:9b334a45a8ff 2156 #define CAN_WORD0_DATA_BYTE_0_MASK 0xFF000000u
bogdanm 0:9b334a45a8ff 2157 #define CAN_WORD0_DATA_BYTE_0_SHIFT 24
bogdanm 0:9b334a45a8ff 2158 #define CAN_WORD0_DATA_BYTE_0(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD0_DATA_BYTE_0_SHIFT))&CAN_WORD0_DATA_BYTE_0_MASK)
bogdanm 0:9b334a45a8ff 2159 /* WORD1 Bit Fields */
bogdanm 0:9b334a45a8ff 2160 #define CAN_WORD1_DATA_BYTE_7_MASK 0xFFu
bogdanm 0:9b334a45a8ff 2161 #define CAN_WORD1_DATA_BYTE_7_SHIFT 0
bogdanm 0:9b334a45a8ff 2162 #define CAN_WORD1_DATA_BYTE_7(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD1_DATA_BYTE_7_SHIFT))&CAN_WORD1_DATA_BYTE_7_MASK)
bogdanm 0:9b334a45a8ff 2163 #define CAN_WORD1_DATA_BYTE_6_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 2164 #define CAN_WORD1_DATA_BYTE_6_SHIFT 8
bogdanm 0:9b334a45a8ff 2165 #define CAN_WORD1_DATA_BYTE_6(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD1_DATA_BYTE_6_SHIFT))&CAN_WORD1_DATA_BYTE_6_MASK)
bogdanm 0:9b334a45a8ff 2166 #define CAN_WORD1_DATA_BYTE_5_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 2167 #define CAN_WORD1_DATA_BYTE_5_SHIFT 16
bogdanm 0:9b334a45a8ff 2168 #define CAN_WORD1_DATA_BYTE_5(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD1_DATA_BYTE_5_SHIFT))&CAN_WORD1_DATA_BYTE_5_MASK)
bogdanm 0:9b334a45a8ff 2169 #define CAN_WORD1_DATA_BYTE_4_MASK 0xFF000000u
bogdanm 0:9b334a45a8ff 2170 #define CAN_WORD1_DATA_BYTE_4_SHIFT 24
bogdanm 0:9b334a45a8ff 2171 #define CAN_WORD1_DATA_BYTE_4(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD1_DATA_BYTE_4_SHIFT))&CAN_WORD1_DATA_BYTE_4_MASK)
bogdanm 0:9b334a45a8ff 2172 /* RXIMR Bit Fields */
bogdanm 0:9b334a45a8ff 2173 #define CAN_RXIMR_MI_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2174 #define CAN_RXIMR_MI_SHIFT 0
bogdanm 0:9b334a45a8ff 2175 #define CAN_RXIMR_MI(x) (((uint32_t)(((uint32_t)(x))<<CAN_RXIMR_MI_SHIFT))&CAN_RXIMR_MI_MASK)
bogdanm 0:9b334a45a8ff 2176
bogdanm 0:9b334a45a8ff 2177 /*!
bogdanm 0:9b334a45a8ff 2178 * @}
bogdanm 0:9b334a45a8ff 2179 */ /* end of group CAN_Register_Masks */
bogdanm 0:9b334a45a8ff 2180
bogdanm 0:9b334a45a8ff 2181
bogdanm 0:9b334a45a8ff 2182 /* CAN - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 2183 /** Peripheral CAN0 base address */
bogdanm 0:9b334a45a8ff 2184 #define CAN0_BASE (0x40024000u)
bogdanm 0:9b334a45a8ff 2185 /** Peripheral CAN0 base pointer */
bogdanm 0:9b334a45a8ff 2186 #define CAN0 ((CAN_Type *)CAN0_BASE)
bogdanm 0:9b334a45a8ff 2187 #define CAN0_BASE_PTR (CAN0)
bogdanm 0:9b334a45a8ff 2188 /** Array initializer of CAN peripheral base addresses */
bogdanm 0:9b334a45a8ff 2189 #define CAN_BASE_ADDRS { CAN0_BASE }
bogdanm 0:9b334a45a8ff 2190 /** Array initializer of CAN peripheral base pointers */
bogdanm 0:9b334a45a8ff 2191 #define CAN_BASE_PTRS { CAN0 }
bogdanm 0:9b334a45a8ff 2192 /** Interrupt vectors for the CAN peripheral type */
bogdanm 0:9b334a45a8ff 2193 #define CAN_Rx_Warning_IRQS { CAN0_Rx_Warning_IRQn }
bogdanm 0:9b334a45a8ff 2194 #define CAN_Tx_Warning_IRQS { CAN0_Tx_Warning_IRQn }
bogdanm 0:9b334a45a8ff 2195 #define CAN_Wake_Up_IRQS { CAN0_Wake_Up_IRQn }
bogdanm 0:9b334a45a8ff 2196 #define CAN_Error_IRQS { CAN0_Error_IRQn }
bogdanm 0:9b334a45a8ff 2197 #define CAN_Bus_Off_IRQS { CAN0_Bus_Off_IRQn }
bogdanm 0:9b334a45a8ff 2198 #define CAN_ORed_Message_buffer_IRQS { CAN0_ORed_Message_buffer_IRQn }
bogdanm 0:9b334a45a8ff 2199
bogdanm 0:9b334a45a8ff 2200 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2201 -- CAN - Register accessor macros
bogdanm 0:9b334a45a8ff 2202 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2203
bogdanm 0:9b334a45a8ff 2204 /*!
bogdanm 0:9b334a45a8ff 2205 * @addtogroup CAN_Register_Accessor_Macros CAN - Register accessor macros
bogdanm 0:9b334a45a8ff 2206 * @{
bogdanm 0:9b334a45a8ff 2207 */
bogdanm 0:9b334a45a8ff 2208
bogdanm 0:9b334a45a8ff 2209
bogdanm 0:9b334a45a8ff 2210 /* CAN - Register instance definitions */
bogdanm 0:9b334a45a8ff 2211 /* CAN0 */
bogdanm 0:9b334a45a8ff 2212 #define CAN0_MCR CAN_MCR_REG(CAN0)
bogdanm 0:9b334a45a8ff 2213 #define CAN0_CTRL1 CAN_CTRL1_REG(CAN0)
bogdanm 0:9b334a45a8ff 2214 #define CAN0_TIMER CAN_TIMER_REG(CAN0)
bogdanm 0:9b334a45a8ff 2215 #define CAN0_RXMGMASK CAN_RXMGMASK_REG(CAN0)
bogdanm 0:9b334a45a8ff 2216 #define CAN0_RX14MASK CAN_RX14MASK_REG(CAN0)
bogdanm 0:9b334a45a8ff 2217 #define CAN0_RX15MASK CAN_RX15MASK_REG(CAN0)
bogdanm 0:9b334a45a8ff 2218 #define CAN0_ECR CAN_ECR_REG(CAN0)
bogdanm 0:9b334a45a8ff 2219 #define CAN0_ESR1 CAN_ESR1_REG(CAN0)
bogdanm 0:9b334a45a8ff 2220 #define CAN0_IMASK1 CAN_IMASK1_REG(CAN0)
bogdanm 0:9b334a45a8ff 2221 #define CAN0_IFLAG1 CAN_IFLAG1_REG(CAN0)
bogdanm 0:9b334a45a8ff 2222 #define CAN0_CTRL2 CAN_CTRL2_REG(CAN0)
bogdanm 0:9b334a45a8ff 2223 #define CAN0_ESR2 CAN_ESR2_REG(CAN0)
bogdanm 0:9b334a45a8ff 2224 #define CAN0_CRCR CAN_CRCR_REG(CAN0)
bogdanm 0:9b334a45a8ff 2225 #define CAN0_RXFGMASK CAN_RXFGMASK_REG(CAN0)
bogdanm 0:9b334a45a8ff 2226 #define CAN0_RXFIR CAN_RXFIR_REG(CAN0)
bogdanm 0:9b334a45a8ff 2227 #define CAN0_CS0 CAN_CS_REG(CAN0,0)
bogdanm 0:9b334a45a8ff 2228 #define CAN0_ID0 CAN_ID_REG(CAN0,0)
bogdanm 0:9b334a45a8ff 2229 #define CAN0_WORD00 CAN_WORD0_REG(CAN0,0)
bogdanm 0:9b334a45a8ff 2230 #define CAN0_WORD10 CAN_WORD1_REG(CAN0,0)
bogdanm 0:9b334a45a8ff 2231 #define CAN0_CS1 CAN_CS_REG(CAN0,1)
bogdanm 0:9b334a45a8ff 2232 #define CAN0_ID1 CAN_ID_REG(CAN0,1)
bogdanm 0:9b334a45a8ff 2233 #define CAN0_WORD01 CAN_WORD0_REG(CAN0,1)
bogdanm 0:9b334a45a8ff 2234 #define CAN0_WORD11 CAN_WORD1_REG(CAN0,1)
bogdanm 0:9b334a45a8ff 2235 #define CAN0_CS2 CAN_CS_REG(CAN0,2)
bogdanm 0:9b334a45a8ff 2236 #define CAN0_ID2 CAN_ID_REG(CAN0,2)
bogdanm 0:9b334a45a8ff 2237 #define CAN0_WORD02 CAN_WORD0_REG(CAN0,2)
bogdanm 0:9b334a45a8ff 2238 #define CAN0_WORD12 CAN_WORD1_REG(CAN0,2)
bogdanm 0:9b334a45a8ff 2239 #define CAN0_CS3 CAN_CS_REG(CAN0,3)
bogdanm 0:9b334a45a8ff 2240 #define CAN0_ID3 CAN_ID_REG(CAN0,3)
bogdanm 0:9b334a45a8ff 2241 #define CAN0_WORD03 CAN_WORD0_REG(CAN0,3)
bogdanm 0:9b334a45a8ff 2242 #define CAN0_WORD13 CAN_WORD1_REG(CAN0,3)
bogdanm 0:9b334a45a8ff 2243 #define CAN0_CS4 CAN_CS_REG(CAN0,4)
bogdanm 0:9b334a45a8ff 2244 #define CAN0_ID4 CAN_ID_REG(CAN0,4)
bogdanm 0:9b334a45a8ff 2245 #define CAN0_WORD04 CAN_WORD0_REG(CAN0,4)
bogdanm 0:9b334a45a8ff 2246 #define CAN0_WORD14 CAN_WORD1_REG(CAN0,4)
bogdanm 0:9b334a45a8ff 2247 #define CAN0_CS5 CAN_CS_REG(CAN0,5)
bogdanm 0:9b334a45a8ff 2248 #define CAN0_ID5 CAN_ID_REG(CAN0,5)
bogdanm 0:9b334a45a8ff 2249 #define CAN0_WORD05 CAN_WORD0_REG(CAN0,5)
bogdanm 0:9b334a45a8ff 2250 #define CAN0_WORD15 CAN_WORD1_REG(CAN0,5)
bogdanm 0:9b334a45a8ff 2251 #define CAN0_CS6 CAN_CS_REG(CAN0,6)
bogdanm 0:9b334a45a8ff 2252 #define CAN0_ID6 CAN_ID_REG(CAN0,6)
bogdanm 0:9b334a45a8ff 2253 #define CAN0_WORD06 CAN_WORD0_REG(CAN0,6)
bogdanm 0:9b334a45a8ff 2254 #define CAN0_WORD16 CAN_WORD1_REG(CAN0,6)
bogdanm 0:9b334a45a8ff 2255 #define CAN0_CS7 CAN_CS_REG(CAN0,7)
bogdanm 0:9b334a45a8ff 2256 #define CAN0_ID7 CAN_ID_REG(CAN0,7)
bogdanm 0:9b334a45a8ff 2257 #define CAN0_WORD07 CAN_WORD0_REG(CAN0,7)
bogdanm 0:9b334a45a8ff 2258 #define CAN0_WORD17 CAN_WORD1_REG(CAN0,7)
bogdanm 0:9b334a45a8ff 2259 #define CAN0_CS8 CAN_CS_REG(CAN0,8)
bogdanm 0:9b334a45a8ff 2260 #define CAN0_ID8 CAN_ID_REG(CAN0,8)
bogdanm 0:9b334a45a8ff 2261 #define CAN0_WORD08 CAN_WORD0_REG(CAN0,8)
bogdanm 0:9b334a45a8ff 2262 #define CAN0_WORD18 CAN_WORD1_REG(CAN0,8)
bogdanm 0:9b334a45a8ff 2263 #define CAN0_CS9 CAN_CS_REG(CAN0,9)
bogdanm 0:9b334a45a8ff 2264 #define CAN0_ID9 CAN_ID_REG(CAN0,9)
bogdanm 0:9b334a45a8ff 2265 #define CAN0_WORD09 CAN_WORD0_REG(CAN0,9)
bogdanm 0:9b334a45a8ff 2266 #define CAN0_WORD19 CAN_WORD1_REG(CAN0,9)
bogdanm 0:9b334a45a8ff 2267 #define CAN0_CS10 CAN_CS_REG(CAN0,10)
bogdanm 0:9b334a45a8ff 2268 #define CAN0_ID10 CAN_ID_REG(CAN0,10)
bogdanm 0:9b334a45a8ff 2269 #define CAN0_WORD010 CAN_WORD0_REG(CAN0,10)
bogdanm 0:9b334a45a8ff 2270 #define CAN0_WORD110 CAN_WORD1_REG(CAN0,10)
bogdanm 0:9b334a45a8ff 2271 #define CAN0_CS11 CAN_CS_REG(CAN0,11)
bogdanm 0:9b334a45a8ff 2272 #define CAN0_ID11 CAN_ID_REG(CAN0,11)
bogdanm 0:9b334a45a8ff 2273 #define CAN0_WORD011 CAN_WORD0_REG(CAN0,11)
bogdanm 0:9b334a45a8ff 2274 #define CAN0_WORD111 CAN_WORD1_REG(CAN0,11)
bogdanm 0:9b334a45a8ff 2275 #define CAN0_CS12 CAN_CS_REG(CAN0,12)
bogdanm 0:9b334a45a8ff 2276 #define CAN0_ID12 CAN_ID_REG(CAN0,12)
bogdanm 0:9b334a45a8ff 2277 #define CAN0_WORD012 CAN_WORD0_REG(CAN0,12)
bogdanm 0:9b334a45a8ff 2278 #define CAN0_WORD112 CAN_WORD1_REG(CAN0,12)
bogdanm 0:9b334a45a8ff 2279 #define CAN0_CS13 CAN_CS_REG(CAN0,13)
bogdanm 0:9b334a45a8ff 2280 #define CAN0_ID13 CAN_ID_REG(CAN0,13)
bogdanm 0:9b334a45a8ff 2281 #define CAN0_WORD013 CAN_WORD0_REG(CAN0,13)
bogdanm 0:9b334a45a8ff 2282 #define CAN0_WORD113 CAN_WORD1_REG(CAN0,13)
bogdanm 0:9b334a45a8ff 2283 #define CAN0_CS14 CAN_CS_REG(CAN0,14)
bogdanm 0:9b334a45a8ff 2284 #define CAN0_ID14 CAN_ID_REG(CAN0,14)
bogdanm 0:9b334a45a8ff 2285 #define CAN0_WORD014 CAN_WORD0_REG(CAN0,14)
bogdanm 0:9b334a45a8ff 2286 #define CAN0_WORD114 CAN_WORD1_REG(CAN0,14)
bogdanm 0:9b334a45a8ff 2287 #define CAN0_CS15 CAN_CS_REG(CAN0,15)
bogdanm 0:9b334a45a8ff 2288 #define CAN0_ID15 CAN_ID_REG(CAN0,15)
bogdanm 0:9b334a45a8ff 2289 #define CAN0_WORD015 CAN_WORD0_REG(CAN0,15)
bogdanm 0:9b334a45a8ff 2290 #define CAN0_WORD115 CAN_WORD1_REG(CAN0,15)
bogdanm 0:9b334a45a8ff 2291 #define CAN0_RXIMR0 CAN_RXIMR_REG(CAN0,0)
bogdanm 0:9b334a45a8ff 2292 #define CAN0_RXIMR1 CAN_RXIMR_REG(CAN0,1)
bogdanm 0:9b334a45a8ff 2293 #define CAN0_RXIMR2 CAN_RXIMR_REG(CAN0,2)
bogdanm 0:9b334a45a8ff 2294 #define CAN0_RXIMR3 CAN_RXIMR_REG(CAN0,3)
bogdanm 0:9b334a45a8ff 2295 #define CAN0_RXIMR4 CAN_RXIMR_REG(CAN0,4)
bogdanm 0:9b334a45a8ff 2296 #define CAN0_RXIMR5 CAN_RXIMR_REG(CAN0,5)
bogdanm 0:9b334a45a8ff 2297 #define CAN0_RXIMR6 CAN_RXIMR_REG(CAN0,6)
bogdanm 0:9b334a45a8ff 2298 #define CAN0_RXIMR7 CAN_RXIMR_REG(CAN0,7)
bogdanm 0:9b334a45a8ff 2299 #define CAN0_RXIMR8 CAN_RXIMR_REG(CAN0,8)
bogdanm 0:9b334a45a8ff 2300 #define CAN0_RXIMR9 CAN_RXIMR_REG(CAN0,9)
bogdanm 0:9b334a45a8ff 2301 #define CAN0_RXIMR10 CAN_RXIMR_REG(CAN0,10)
bogdanm 0:9b334a45a8ff 2302 #define CAN0_RXIMR11 CAN_RXIMR_REG(CAN0,11)
bogdanm 0:9b334a45a8ff 2303 #define CAN0_RXIMR12 CAN_RXIMR_REG(CAN0,12)
bogdanm 0:9b334a45a8ff 2304 #define CAN0_RXIMR13 CAN_RXIMR_REG(CAN0,13)
bogdanm 0:9b334a45a8ff 2305 #define CAN0_RXIMR14 CAN_RXIMR_REG(CAN0,14)
bogdanm 0:9b334a45a8ff 2306 #define CAN0_RXIMR15 CAN_RXIMR_REG(CAN0,15)
bogdanm 0:9b334a45a8ff 2307
bogdanm 0:9b334a45a8ff 2308 /* CAN - Register array accessors */
bogdanm 0:9b334a45a8ff 2309 #define CAN0_CS(index) CAN_CS_REG(CAN0,index)
bogdanm 0:9b334a45a8ff 2310 #define CAN0_ID(index) CAN_ID_REG(CAN0,index)
bogdanm 0:9b334a45a8ff 2311 #define CAN0_WORD0(index) CAN_WORD0_REG(CAN0,index)
bogdanm 0:9b334a45a8ff 2312 #define CAN0_WORD1(index) CAN_WORD1_REG(CAN0,index)
bogdanm 0:9b334a45a8ff 2313 #define CAN0_RXIMR(index) CAN_RXIMR_REG(CAN0,index)
bogdanm 0:9b334a45a8ff 2314
bogdanm 0:9b334a45a8ff 2315 /*!
bogdanm 0:9b334a45a8ff 2316 * @}
bogdanm 0:9b334a45a8ff 2317 */ /* end of group CAN_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 2318
bogdanm 0:9b334a45a8ff 2319
bogdanm 0:9b334a45a8ff 2320 /*!
bogdanm 0:9b334a45a8ff 2321 * @}
bogdanm 0:9b334a45a8ff 2322 */ /* end of group CAN_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 2323
bogdanm 0:9b334a45a8ff 2324
bogdanm 0:9b334a45a8ff 2325 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2326 -- CAU Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2327 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2328
bogdanm 0:9b334a45a8ff 2329 /*!
bogdanm 0:9b334a45a8ff 2330 * @addtogroup CAU_Peripheral_Access_Layer CAU Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2331 * @{
bogdanm 0:9b334a45a8ff 2332 */
bogdanm 0:9b334a45a8ff 2333
bogdanm 0:9b334a45a8ff 2334 /** CAU - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 2335 typedef struct {
bogdanm 0:9b334a45a8ff 2336 __O uint32_t DIRECT[16]; /**< Direct access register 0..Direct access register 15, array offset: 0x0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2337 uint8_t RESERVED_0[2048];
bogdanm 0:9b334a45a8ff 2338 __O uint32_t LDR_CASR; /**< Status register - Load Register command, offset: 0x840 */
bogdanm 0:9b334a45a8ff 2339 __O uint32_t LDR_CAA; /**< Accumulator register - Load Register command, offset: 0x844 */
bogdanm 0:9b334a45a8ff 2340 __O uint32_t LDR_CA[9]; /**< General Purpose Register 0 - Load Register command..General Purpose Register 8 - Load Register command, array offset: 0x848, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2341 uint8_t RESERVED_1[20];
bogdanm 0:9b334a45a8ff 2342 __I uint32_t STR_CASR; /**< Status register - Store Register command, offset: 0x880 */
bogdanm 0:9b334a45a8ff 2343 __I uint32_t STR_CAA; /**< Accumulator register - Store Register command, offset: 0x884 */
bogdanm 0:9b334a45a8ff 2344 __I uint32_t STR_CA[9]; /**< General Purpose Register 0 - Store Register command..General Purpose Register 8 - Store Register command, array offset: 0x888, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2345 uint8_t RESERVED_2[20];
bogdanm 0:9b334a45a8ff 2346 __O uint32_t ADR_CASR; /**< Status register - Add Register command, offset: 0x8C0 */
bogdanm 0:9b334a45a8ff 2347 __O uint32_t ADR_CAA; /**< Accumulator register - Add to register command, offset: 0x8C4 */
bogdanm 0:9b334a45a8ff 2348 __O uint32_t ADR_CA[9]; /**< General Purpose Register 0 - Add to register command..General Purpose Register 8 - Add to register command, array offset: 0x8C8, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2349 uint8_t RESERVED_3[20];
bogdanm 0:9b334a45a8ff 2350 __O uint32_t RADR_CASR; /**< Status register - Reverse and Add to Register command, offset: 0x900 */
bogdanm 0:9b334a45a8ff 2351 __O uint32_t RADR_CAA; /**< Accumulator register - Reverse and Add to Register command, offset: 0x904 */
bogdanm 0:9b334a45a8ff 2352 __O uint32_t RADR_CA[9]; /**< General Purpose Register 0 - Reverse and Add to Register command..General Purpose Register 8 - Reverse and Add to Register command, array offset: 0x908, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2353 uint8_t RESERVED_4[84];
bogdanm 0:9b334a45a8ff 2354 __O uint32_t XOR_CASR; /**< Status register - Exclusive Or command, offset: 0x980 */
bogdanm 0:9b334a45a8ff 2355 __O uint32_t XOR_CAA; /**< Accumulator register - Exclusive Or command, offset: 0x984 */
bogdanm 0:9b334a45a8ff 2356 __O uint32_t XOR_CA[9]; /**< General Purpose Register 0 - Exclusive Or command..General Purpose Register 8 - Exclusive Or command, array offset: 0x988, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2357 uint8_t RESERVED_5[20];
bogdanm 0:9b334a45a8ff 2358 __O uint32_t ROTL_CASR; /**< Status register - Rotate Left command, offset: 0x9C0 */
bogdanm 0:9b334a45a8ff 2359 __O uint32_t ROTL_CAA; /**< Accumulator register - Rotate Left command, offset: 0x9C4 */
bogdanm 0:9b334a45a8ff 2360 __O uint32_t ROTL_CA[9]; /**< General Purpose Register 0 - Rotate Left command..General Purpose Register 8 - Rotate Left command, array offset: 0x9C8, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2361 uint8_t RESERVED_6[276];
bogdanm 0:9b334a45a8ff 2362 __O uint32_t AESC_CASR; /**< Status register - AES Column Operation command, offset: 0xB00 */
bogdanm 0:9b334a45a8ff 2363 __O uint32_t AESC_CAA; /**< Accumulator register - AES Column Operation command, offset: 0xB04 */
bogdanm 0:9b334a45a8ff 2364 __O uint32_t AESC_CA[9]; /**< General Purpose Register 0 - AES Column Operation command..General Purpose Register 8 - AES Column Operation command, array offset: 0xB08, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2365 uint8_t RESERVED_7[20];
bogdanm 0:9b334a45a8ff 2366 __O uint32_t AESIC_CASR; /**< Status register - AES Inverse Column Operation command, offset: 0xB40 */
bogdanm 0:9b334a45a8ff 2367 __O uint32_t AESIC_CAA; /**< Accumulator register - AES Inverse Column Operation command, offset: 0xB44 */
bogdanm 0:9b334a45a8ff 2368 __O uint32_t AESIC_CA[9]; /**< General Purpose Register 0 - AES Inverse Column Operation command..General Purpose Register 8 - AES Inverse Column Operation command, array offset: 0xB48, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2369 } CAU_Type, *CAU_MemMapPtr;
bogdanm 0:9b334a45a8ff 2370
bogdanm 0:9b334a45a8ff 2371 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2372 -- CAU - Register accessor macros
bogdanm 0:9b334a45a8ff 2373 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2374
bogdanm 0:9b334a45a8ff 2375 /*!
bogdanm 0:9b334a45a8ff 2376 * @addtogroup CAU_Register_Accessor_Macros CAU - Register accessor macros
bogdanm 0:9b334a45a8ff 2377 * @{
bogdanm 0:9b334a45a8ff 2378 */
bogdanm 0:9b334a45a8ff 2379
bogdanm 0:9b334a45a8ff 2380
bogdanm 0:9b334a45a8ff 2381 /* CAU - Register accessors */
bogdanm 0:9b334a45a8ff 2382 #define CAU_DIRECT_REG(base,index) ((base)->DIRECT[index])
bogdanm 0:9b334a45a8ff 2383 #define CAU_LDR_CASR_REG(base) ((base)->LDR_CASR)
bogdanm 0:9b334a45a8ff 2384 #define CAU_LDR_CAA_REG(base) ((base)->LDR_CAA)
bogdanm 0:9b334a45a8ff 2385 #define CAU_LDR_CA_REG(base,index) ((base)->LDR_CA[index])
bogdanm 0:9b334a45a8ff 2386 #define CAU_STR_CASR_REG(base) ((base)->STR_CASR)
bogdanm 0:9b334a45a8ff 2387 #define CAU_STR_CAA_REG(base) ((base)->STR_CAA)
bogdanm 0:9b334a45a8ff 2388 #define CAU_STR_CA_REG(base,index) ((base)->STR_CA[index])
bogdanm 0:9b334a45a8ff 2389 #define CAU_ADR_CASR_REG(base) ((base)->ADR_CASR)
bogdanm 0:9b334a45a8ff 2390 #define CAU_ADR_CAA_REG(base) ((base)->ADR_CAA)
bogdanm 0:9b334a45a8ff 2391 #define CAU_ADR_CA_REG(base,index) ((base)->ADR_CA[index])
bogdanm 0:9b334a45a8ff 2392 #define CAU_RADR_CASR_REG(base) ((base)->RADR_CASR)
bogdanm 0:9b334a45a8ff 2393 #define CAU_RADR_CAA_REG(base) ((base)->RADR_CAA)
bogdanm 0:9b334a45a8ff 2394 #define CAU_RADR_CA_REG(base,index) ((base)->RADR_CA[index])
bogdanm 0:9b334a45a8ff 2395 #define CAU_XOR_CASR_REG(base) ((base)->XOR_CASR)
bogdanm 0:9b334a45a8ff 2396 #define CAU_XOR_CAA_REG(base) ((base)->XOR_CAA)
bogdanm 0:9b334a45a8ff 2397 #define CAU_XOR_CA_REG(base,index) ((base)->XOR_CA[index])
bogdanm 0:9b334a45a8ff 2398 #define CAU_ROTL_CASR_REG(base) ((base)->ROTL_CASR)
bogdanm 0:9b334a45a8ff 2399 #define CAU_ROTL_CAA_REG(base) ((base)->ROTL_CAA)
bogdanm 0:9b334a45a8ff 2400 #define CAU_ROTL_CA_REG(base,index) ((base)->ROTL_CA[index])
bogdanm 0:9b334a45a8ff 2401 #define CAU_AESC_CASR_REG(base) ((base)->AESC_CASR)
bogdanm 0:9b334a45a8ff 2402 #define CAU_AESC_CAA_REG(base) ((base)->AESC_CAA)
bogdanm 0:9b334a45a8ff 2403 #define CAU_AESC_CA_REG(base,index) ((base)->AESC_CA[index])
bogdanm 0:9b334a45a8ff 2404 #define CAU_AESIC_CASR_REG(base) ((base)->AESIC_CASR)
bogdanm 0:9b334a45a8ff 2405 #define CAU_AESIC_CAA_REG(base) ((base)->AESIC_CAA)
bogdanm 0:9b334a45a8ff 2406 #define CAU_AESIC_CA_REG(base,index) ((base)->AESIC_CA[index])
bogdanm 0:9b334a45a8ff 2407
bogdanm 0:9b334a45a8ff 2408 /*!
bogdanm 0:9b334a45a8ff 2409 * @}
bogdanm 0:9b334a45a8ff 2410 */ /* end of group CAU_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 2411
bogdanm 0:9b334a45a8ff 2412
bogdanm 0:9b334a45a8ff 2413 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2414 -- CAU Register Masks
bogdanm 0:9b334a45a8ff 2415 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2416
bogdanm 0:9b334a45a8ff 2417 /*!
bogdanm 0:9b334a45a8ff 2418 * @addtogroup CAU_Register_Masks CAU Register Masks
bogdanm 0:9b334a45a8ff 2419 * @{
bogdanm 0:9b334a45a8ff 2420 */
bogdanm 0:9b334a45a8ff 2421
bogdanm 0:9b334a45a8ff 2422 /* DIRECT Bit Fields */
bogdanm 0:9b334a45a8ff 2423 #define CAU_DIRECT_CAU_DIRECT0_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2424 #define CAU_DIRECT_CAU_DIRECT0_SHIFT 0
bogdanm 0:9b334a45a8ff 2425 #define CAU_DIRECT_CAU_DIRECT0(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT0_SHIFT))&CAU_DIRECT_CAU_DIRECT0_MASK)
bogdanm 0:9b334a45a8ff 2426 #define CAU_DIRECT_CAU_DIRECT1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2427 #define CAU_DIRECT_CAU_DIRECT1_SHIFT 0
bogdanm 0:9b334a45a8ff 2428 #define CAU_DIRECT_CAU_DIRECT1(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT1_SHIFT))&CAU_DIRECT_CAU_DIRECT1_MASK)
bogdanm 0:9b334a45a8ff 2429 #define CAU_DIRECT_CAU_DIRECT2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2430 #define CAU_DIRECT_CAU_DIRECT2_SHIFT 0
bogdanm 0:9b334a45a8ff 2431 #define CAU_DIRECT_CAU_DIRECT2(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT2_SHIFT))&CAU_DIRECT_CAU_DIRECT2_MASK)
bogdanm 0:9b334a45a8ff 2432 #define CAU_DIRECT_CAU_DIRECT3_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2433 #define CAU_DIRECT_CAU_DIRECT3_SHIFT 0
bogdanm 0:9b334a45a8ff 2434 #define CAU_DIRECT_CAU_DIRECT3(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT3_SHIFT))&CAU_DIRECT_CAU_DIRECT3_MASK)
bogdanm 0:9b334a45a8ff 2435 #define CAU_DIRECT_CAU_DIRECT4_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2436 #define CAU_DIRECT_CAU_DIRECT4_SHIFT 0
bogdanm 0:9b334a45a8ff 2437 #define CAU_DIRECT_CAU_DIRECT4(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT4_SHIFT))&CAU_DIRECT_CAU_DIRECT4_MASK)
bogdanm 0:9b334a45a8ff 2438 #define CAU_DIRECT_CAU_DIRECT5_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2439 #define CAU_DIRECT_CAU_DIRECT5_SHIFT 0
bogdanm 0:9b334a45a8ff 2440 #define CAU_DIRECT_CAU_DIRECT5(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT5_SHIFT))&CAU_DIRECT_CAU_DIRECT5_MASK)
bogdanm 0:9b334a45a8ff 2441 #define CAU_DIRECT_CAU_DIRECT6_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2442 #define CAU_DIRECT_CAU_DIRECT6_SHIFT 0
bogdanm 0:9b334a45a8ff 2443 #define CAU_DIRECT_CAU_DIRECT6(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT6_SHIFT))&CAU_DIRECT_CAU_DIRECT6_MASK)
bogdanm 0:9b334a45a8ff 2444 #define CAU_DIRECT_CAU_DIRECT7_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2445 #define CAU_DIRECT_CAU_DIRECT7_SHIFT 0
bogdanm 0:9b334a45a8ff 2446 #define CAU_DIRECT_CAU_DIRECT7(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT7_SHIFT))&CAU_DIRECT_CAU_DIRECT7_MASK)
bogdanm 0:9b334a45a8ff 2447 #define CAU_DIRECT_CAU_DIRECT8_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2448 #define CAU_DIRECT_CAU_DIRECT8_SHIFT 0
bogdanm 0:9b334a45a8ff 2449 #define CAU_DIRECT_CAU_DIRECT8(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT8_SHIFT))&CAU_DIRECT_CAU_DIRECT8_MASK)
bogdanm 0:9b334a45a8ff 2450 #define CAU_DIRECT_CAU_DIRECT9_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2451 #define CAU_DIRECT_CAU_DIRECT9_SHIFT 0
bogdanm 0:9b334a45a8ff 2452 #define CAU_DIRECT_CAU_DIRECT9(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT9_SHIFT))&CAU_DIRECT_CAU_DIRECT9_MASK)
bogdanm 0:9b334a45a8ff 2453 #define CAU_DIRECT_CAU_DIRECT10_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2454 #define CAU_DIRECT_CAU_DIRECT10_SHIFT 0
bogdanm 0:9b334a45a8ff 2455 #define CAU_DIRECT_CAU_DIRECT10(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT10_SHIFT))&CAU_DIRECT_CAU_DIRECT10_MASK)
bogdanm 0:9b334a45a8ff 2456 #define CAU_DIRECT_CAU_DIRECT11_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2457 #define CAU_DIRECT_CAU_DIRECT11_SHIFT 0
bogdanm 0:9b334a45a8ff 2458 #define CAU_DIRECT_CAU_DIRECT11(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT11_SHIFT))&CAU_DIRECT_CAU_DIRECT11_MASK)
bogdanm 0:9b334a45a8ff 2459 #define CAU_DIRECT_CAU_DIRECT12_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2460 #define CAU_DIRECT_CAU_DIRECT12_SHIFT 0
bogdanm 0:9b334a45a8ff 2461 #define CAU_DIRECT_CAU_DIRECT12(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT12_SHIFT))&CAU_DIRECT_CAU_DIRECT12_MASK)
bogdanm 0:9b334a45a8ff 2462 #define CAU_DIRECT_CAU_DIRECT13_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2463 #define CAU_DIRECT_CAU_DIRECT13_SHIFT 0
bogdanm 0:9b334a45a8ff 2464 #define CAU_DIRECT_CAU_DIRECT13(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT13_SHIFT))&CAU_DIRECT_CAU_DIRECT13_MASK)
bogdanm 0:9b334a45a8ff 2465 #define CAU_DIRECT_CAU_DIRECT14_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2466 #define CAU_DIRECT_CAU_DIRECT14_SHIFT 0
bogdanm 0:9b334a45a8ff 2467 #define CAU_DIRECT_CAU_DIRECT14(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT14_SHIFT))&CAU_DIRECT_CAU_DIRECT14_MASK)
bogdanm 0:9b334a45a8ff 2468 #define CAU_DIRECT_CAU_DIRECT15_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2469 #define CAU_DIRECT_CAU_DIRECT15_SHIFT 0
bogdanm 0:9b334a45a8ff 2470 #define CAU_DIRECT_CAU_DIRECT15(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT15_SHIFT))&CAU_DIRECT_CAU_DIRECT15_MASK)
bogdanm 0:9b334a45a8ff 2471 /* LDR_CASR Bit Fields */
bogdanm 0:9b334a45a8ff 2472 #define CAU_LDR_CASR_IC_MASK 0x1u
bogdanm 0:9b334a45a8ff 2473 #define CAU_LDR_CASR_IC_SHIFT 0
bogdanm 0:9b334a45a8ff 2474 #define CAU_LDR_CASR_DPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 2475 #define CAU_LDR_CASR_DPE_SHIFT 1
bogdanm 0:9b334a45a8ff 2476 #define CAU_LDR_CASR_VER_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 2477 #define CAU_LDR_CASR_VER_SHIFT 28
bogdanm 0:9b334a45a8ff 2478 #define CAU_LDR_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CASR_VER_SHIFT))&CAU_LDR_CASR_VER_MASK)
bogdanm 0:9b334a45a8ff 2479 /* LDR_CAA Bit Fields */
bogdanm 0:9b334a45a8ff 2480 #define CAU_LDR_CAA_ACC_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2481 #define CAU_LDR_CAA_ACC_SHIFT 0
bogdanm 0:9b334a45a8ff 2482 #define CAU_LDR_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CAA_ACC_SHIFT))&CAU_LDR_CAA_ACC_MASK)
bogdanm 0:9b334a45a8ff 2483 /* LDR_CA Bit Fields */
bogdanm 0:9b334a45a8ff 2484 #define CAU_LDR_CA_CA0_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2485 #define CAU_LDR_CA_CA0_SHIFT 0
bogdanm 0:9b334a45a8ff 2486 #define CAU_LDR_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA0_SHIFT))&CAU_LDR_CA_CA0_MASK)
bogdanm 0:9b334a45a8ff 2487 #define CAU_LDR_CA_CA1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2488 #define CAU_LDR_CA_CA1_SHIFT 0
bogdanm 0:9b334a45a8ff 2489 #define CAU_LDR_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA1_SHIFT))&CAU_LDR_CA_CA1_MASK)
bogdanm 0:9b334a45a8ff 2490 #define CAU_LDR_CA_CA2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2491 #define CAU_LDR_CA_CA2_SHIFT 0
bogdanm 0:9b334a45a8ff 2492 #define CAU_LDR_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA2_SHIFT))&CAU_LDR_CA_CA2_MASK)
bogdanm 0:9b334a45a8ff 2493 #define CAU_LDR_CA_CA3_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2494 #define CAU_LDR_CA_CA3_SHIFT 0
bogdanm 0:9b334a45a8ff 2495 #define CAU_LDR_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA3_SHIFT))&CAU_LDR_CA_CA3_MASK)
bogdanm 0:9b334a45a8ff 2496 #define CAU_LDR_CA_CA4_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2497 #define CAU_LDR_CA_CA4_SHIFT 0
bogdanm 0:9b334a45a8ff 2498 #define CAU_LDR_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA4_SHIFT))&CAU_LDR_CA_CA4_MASK)
bogdanm 0:9b334a45a8ff 2499 #define CAU_LDR_CA_CA5_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2500 #define CAU_LDR_CA_CA5_SHIFT 0
bogdanm 0:9b334a45a8ff 2501 #define CAU_LDR_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA5_SHIFT))&CAU_LDR_CA_CA5_MASK)
bogdanm 0:9b334a45a8ff 2502 #define CAU_LDR_CA_CA6_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2503 #define CAU_LDR_CA_CA6_SHIFT 0
bogdanm 0:9b334a45a8ff 2504 #define CAU_LDR_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA6_SHIFT))&CAU_LDR_CA_CA6_MASK)
bogdanm 0:9b334a45a8ff 2505 #define CAU_LDR_CA_CA7_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2506 #define CAU_LDR_CA_CA7_SHIFT 0
bogdanm 0:9b334a45a8ff 2507 #define CAU_LDR_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA7_SHIFT))&CAU_LDR_CA_CA7_MASK)
bogdanm 0:9b334a45a8ff 2508 #define CAU_LDR_CA_CA8_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2509 #define CAU_LDR_CA_CA8_SHIFT 0
bogdanm 0:9b334a45a8ff 2510 #define CAU_LDR_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA8_SHIFT))&CAU_LDR_CA_CA8_MASK)
bogdanm 0:9b334a45a8ff 2511 /* STR_CASR Bit Fields */
bogdanm 0:9b334a45a8ff 2512 #define CAU_STR_CASR_IC_MASK 0x1u
bogdanm 0:9b334a45a8ff 2513 #define CAU_STR_CASR_IC_SHIFT 0
bogdanm 0:9b334a45a8ff 2514 #define CAU_STR_CASR_DPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 2515 #define CAU_STR_CASR_DPE_SHIFT 1
bogdanm 0:9b334a45a8ff 2516 #define CAU_STR_CASR_VER_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 2517 #define CAU_STR_CASR_VER_SHIFT 28
bogdanm 0:9b334a45a8ff 2518 #define CAU_STR_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CASR_VER_SHIFT))&CAU_STR_CASR_VER_MASK)
bogdanm 0:9b334a45a8ff 2519 /* STR_CAA Bit Fields */
bogdanm 0:9b334a45a8ff 2520 #define CAU_STR_CAA_ACC_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2521 #define CAU_STR_CAA_ACC_SHIFT 0
bogdanm 0:9b334a45a8ff 2522 #define CAU_STR_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CAA_ACC_SHIFT))&CAU_STR_CAA_ACC_MASK)
bogdanm 0:9b334a45a8ff 2523 /* STR_CA Bit Fields */
bogdanm 0:9b334a45a8ff 2524 #define CAU_STR_CA_CA0_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2525 #define CAU_STR_CA_CA0_SHIFT 0
bogdanm 0:9b334a45a8ff 2526 #define CAU_STR_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA0_SHIFT))&CAU_STR_CA_CA0_MASK)
bogdanm 0:9b334a45a8ff 2527 #define CAU_STR_CA_CA1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2528 #define CAU_STR_CA_CA1_SHIFT 0
bogdanm 0:9b334a45a8ff 2529 #define CAU_STR_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA1_SHIFT))&CAU_STR_CA_CA1_MASK)
bogdanm 0:9b334a45a8ff 2530 #define CAU_STR_CA_CA2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2531 #define CAU_STR_CA_CA2_SHIFT 0
bogdanm 0:9b334a45a8ff 2532 #define CAU_STR_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA2_SHIFT))&CAU_STR_CA_CA2_MASK)
bogdanm 0:9b334a45a8ff 2533 #define CAU_STR_CA_CA3_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2534 #define CAU_STR_CA_CA3_SHIFT 0
bogdanm 0:9b334a45a8ff 2535 #define CAU_STR_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA3_SHIFT))&CAU_STR_CA_CA3_MASK)
bogdanm 0:9b334a45a8ff 2536 #define CAU_STR_CA_CA4_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2537 #define CAU_STR_CA_CA4_SHIFT 0
bogdanm 0:9b334a45a8ff 2538 #define CAU_STR_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA4_SHIFT))&CAU_STR_CA_CA4_MASK)
bogdanm 0:9b334a45a8ff 2539 #define CAU_STR_CA_CA5_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2540 #define CAU_STR_CA_CA5_SHIFT 0
bogdanm 0:9b334a45a8ff 2541 #define CAU_STR_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA5_SHIFT))&CAU_STR_CA_CA5_MASK)
bogdanm 0:9b334a45a8ff 2542 #define CAU_STR_CA_CA6_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2543 #define CAU_STR_CA_CA6_SHIFT 0
bogdanm 0:9b334a45a8ff 2544 #define CAU_STR_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA6_SHIFT))&CAU_STR_CA_CA6_MASK)
bogdanm 0:9b334a45a8ff 2545 #define CAU_STR_CA_CA7_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2546 #define CAU_STR_CA_CA7_SHIFT 0
bogdanm 0:9b334a45a8ff 2547 #define CAU_STR_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA7_SHIFT))&CAU_STR_CA_CA7_MASK)
bogdanm 0:9b334a45a8ff 2548 #define CAU_STR_CA_CA8_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2549 #define CAU_STR_CA_CA8_SHIFT 0
bogdanm 0:9b334a45a8ff 2550 #define CAU_STR_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA8_SHIFT))&CAU_STR_CA_CA8_MASK)
bogdanm 0:9b334a45a8ff 2551 /* ADR_CASR Bit Fields */
bogdanm 0:9b334a45a8ff 2552 #define CAU_ADR_CASR_IC_MASK 0x1u
bogdanm 0:9b334a45a8ff 2553 #define CAU_ADR_CASR_IC_SHIFT 0
bogdanm 0:9b334a45a8ff 2554 #define CAU_ADR_CASR_DPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 2555 #define CAU_ADR_CASR_DPE_SHIFT 1
bogdanm 0:9b334a45a8ff 2556 #define CAU_ADR_CASR_VER_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 2557 #define CAU_ADR_CASR_VER_SHIFT 28
bogdanm 0:9b334a45a8ff 2558 #define CAU_ADR_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CASR_VER_SHIFT))&CAU_ADR_CASR_VER_MASK)
bogdanm 0:9b334a45a8ff 2559 /* ADR_CAA Bit Fields */
bogdanm 0:9b334a45a8ff 2560 #define CAU_ADR_CAA_ACC_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2561 #define CAU_ADR_CAA_ACC_SHIFT 0
bogdanm 0:9b334a45a8ff 2562 #define CAU_ADR_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CAA_ACC_SHIFT))&CAU_ADR_CAA_ACC_MASK)
bogdanm 0:9b334a45a8ff 2563 /* ADR_CA Bit Fields */
bogdanm 0:9b334a45a8ff 2564 #define CAU_ADR_CA_CA0_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2565 #define CAU_ADR_CA_CA0_SHIFT 0
bogdanm 0:9b334a45a8ff 2566 #define CAU_ADR_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA0_SHIFT))&CAU_ADR_CA_CA0_MASK)
bogdanm 0:9b334a45a8ff 2567 #define CAU_ADR_CA_CA1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2568 #define CAU_ADR_CA_CA1_SHIFT 0
bogdanm 0:9b334a45a8ff 2569 #define CAU_ADR_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA1_SHIFT))&CAU_ADR_CA_CA1_MASK)
bogdanm 0:9b334a45a8ff 2570 #define CAU_ADR_CA_CA2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2571 #define CAU_ADR_CA_CA2_SHIFT 0
bogdanm 0:9b334a45a8ff 2572 #define CAU_ADR_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA2_SHIFT))&CAU_ADR_CA_CA2_MASK)
bogdanm 0:9b334a45a8ff 2573 #define CAU_ADR_CA_CA3_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2574 #define CAU_ADR_CA_CA3_SHIFT 0
bogdanm 0:9b334a45a8ff 2575 #define CAU_ADR_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA3_SHIFT))&CAU_ADR_CA_CA3_MASK)
bogdanm 0:9b334a45a8ff 2576 #define CAU_ADR_CA_CA4_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2577 #define CAU_ADR_CA_CA4_SHIFT 0
bogdanm 0:9b334a45a8ff 2578 #define CAU_ADR_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA4_SHIFT))&CAU_ADR_CA_CA4_MASK)
bogdanm 0:9b334a45a8ff 2579 #define CAU_ADR_CA_CA5_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2580 #define CAU_ADR_CA_CA5_SHIFT 0
bogdanm 0:9b334a45a8ff 2581 #define CAU_ADR_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA5_SHIFT))&CAU_ADR_CA_CA5_MASK)
bogdanm 0:9b334a45a8ff 2582 #define CAU_ADR_CA_CA6_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2583 #define CAU_ADR_CA_CA6_SHIFT 0
bogdanm 0:9b334a45a8ff 2584 #define CAU_ADR_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA6_SHIFT))&CAU_ADR_CA_CA6_MASK)
bogdanm 0:9b334a45a8ff 2585 #define CAU_ADR_CA_CA7_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2586 #define CAU_ADR_CA_CA7_SHIFT 0
bogdanm 0:9b334a45a8ff 2587 #define CAU_ADR_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA7_SHIFT))&CAU_ADR_CA_CA7_MASK)
bogdanm 0:9b334a45a8ff 2588 #define CAU_ADR_CA_CA8_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2589 #define CAU_ADR_CA_CA8_SHIFT 0
bogdanm 0:9b334a45a8ff 2590 #define CAU_ADR_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA8_SHIFT))&CAU_ADR_CA_CA8_MASK)
bogdanm 0:9b334a45a8ff 2591 /* RADR_CASR Bit Fields */
bogdanm 0:9b334a45a8ff 2592 #define CAU_RADR_CASR_IC_MASK 0x1u
bogdanm 0:9b334a45a8ff 2593 #define CAU_RADR_CASR_IC_SHIFT 0
bogdanm 0:9b334a45a8ff 2594 #define CAU_RADR_CASR_DPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 2595 #define CAU_RADR_CASR_DPE_SHIFT 1
bogdanm 0:9b334a45a8ff 2596 #define CAU_RADR_CASR_VER_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 2597 #define CAU_RADR_CASR_VER_SHIFT 28
bogdanm 0:9b334a45a8ff 2598 #define CAU_RADR_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CASR_VER_SHIFT))&CAU_RADR_CASR_VER_MASK)
bogdanm 0:9b334a45a8ff 2599 /* RADR_CAA Bit Fields */
bogdanm 0:9b334a45a8ff 2600 #define CAU_RADR_CAA_ACC_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2601 #define CAU_RADR_CAA_ACC_SHIFT 0
bogdanm 0:9b334a45a8ff 2602 #define CAU_RADR_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CAA_ACC_SHIFT))&CAU_RADR_CAA_ACC_MASK)
bogdanm 0:9b334a45a8ff 2603 /* RADR_CA Bit Fields */
bogdanm 0:9b334a45a8ff 2604 #define CAU_RADR_CA_CA0_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2605 #define CAU_RADR_CA_CA0_SHIFT 0
bogdanm 0:9b334a45a8ff 2606 #define CAU_RADR_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA0_SHIFT))&CAU_RADR_CA_CA0_MASK)
bogdanm 0:9b334a45a8ff 2607 #define CAU_RADR_CA_CA1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2608 #define CAU_RADR_CA_CA1_SHIFT 0
bogdanm 0:9b334a45a8ff 2609 #define CAU_RADR_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA1_SHIFT))&CAU_RADR_CA_CA1_MASK)
bogdanm 0:9b334a45a8ff 2610 #define CAU_RADR_CA_CA2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2611 #define CAU_RADR_CA_CA2_SHIFT 0
bogdanm 0:9b334a45a8ff 2612 #define CAU_RADR_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA2_SHIFT))&CAU_RADR_CA_CA2_MASK)
bogdanm 0:9b334a45a8ff 2613 #define CAU_RADR_CA_CA3_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2614 #define CAU_RADR_CA_CA3_SHIFT 0
bogdanm 0:9b334a45a8ff 2615 #define CAU_RADR_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA3_SHIFT))&CAU_RADR_CA_CA3_MASK)
bogdanm 0:9b334a45a8ff 2616 #define CAU_RADR_CA_CA4_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2617 #define CAU_RADR_CA_CA4_SHIFT 0
bogdanm 0:9b334a45a8ff 2618 #define CAU_RADR_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA4_SHIFT))&CAU_RADR_CA_CA4_MASK)
bogdanm 0:9b334a45a8ff 2619 #define CAU_RADR_CA_CA5_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2620 #define CAU_RADR_CA_CA5_SHIFT 0
bogdanm 0:9b334a45a8ff 2621 #define CAU_RADR_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA5_SHIFT))&CAU_RADR_CA_CA5_MASK)
bogdanm 0:9b334a45a8ff 2622 #define CAU_RADR_CA_CA6_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2623 #define CAU_RADR_CA_CA6_SHIFT 0
bogdanm 0:9b334a45a8ff 2624 #define CAU_RADR_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA6_SHIFT))&CAU_RADR_CA_CA6_MASK)
bogdanm 0:9b334a45a8ff 2625 #define CAU_RADR_CA_CA7_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2626 #define CAU_RADR_CA_CA7_SHIFT 0
bogdanm 0:9b334a45a8ff 2627 #define CAU_RADR_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA7_SHIFT))&CAU_RADR_CA_CA7_MASK)
bogdanm 0:9b334a45a8ff 2628 #define CAU_RADR_CA_CA8_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2629 #define CAU_RADR_CA_CA8_SHIFT 0
bogdanm 0:9b334a45a8ff 2630 #define CAU_RADR_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA8_SHIFT))&CAU_RADR_CA_CA8_MASK)
bogdanm 0:9b334a45a8ff 2631 /* XOR_CASR Bit Fields */
bogdanm 0:9b334a45a8ff 2632 #define CAU_XOR_CASR_IC_MASK 0x1u
bogdanm 0:9b334a45a8ff 2633 #define CAU_XOR_CASR_IC_SHIFT 0
bogdanm 0:9b334a45a8ff 2634 #define CAU_XOR_CASR_DPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 2635 #define CAU_XOR_CASR_DPE_SHIFT 1
bogdanm 0:9b334a45a8ff 2636 #define CAU_XOR_CASR_VER_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 2637 #define CAU_XOR_CASR_VER_SHIFT 28
bogdanm 0:9b334a45a8ff 2638 #define CAU_XOR_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CASR_VER_SHIFT))&CAU_XOR_CASR_VER_MASK)
bogdanm 0:9b334a45a8ff 2639 /* XOR_CAA Bit Fields */
bogdanm 0:9b334a45a8ff 2640 #define CAU_XOR_CAA_ACC_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2641 #define CAU_XOR_CAA_ACC_SHIFT 0
bogdanm 0:9b334a45a8ff 2642 #define CAU_XOR_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CAA_ACC_SHIFT))&CAU_XOR_CAA_ACC_MASK)
bogdanm 0:9b334a45a8ff 2643 /* XOR_CA Bit Fields */
bogdanm 0:9b334a45a8ff 2644 #define CAU_XOR_CA_CA0_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2645 #define CAU_XOR_CA_CA0_SHIFT 0
bogdanm 0:9b334a45a8ff 2646 #define CAU_XOR_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA0_SHIFT))&CAU_XOR_CA_CA0_MASK)
bogdanm 0:9b334a45a8ff 2647 #define CAU_XOR_CA_CA1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2648 #define CAU_XOR_CA_CA1_SHIFT 0
bogdanm 0:9b334a45a8ff 2649 #define CAU_XOR_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA1_SHIFT))&CAU_XOR_CA_CA1_MASK)
bogdanm 0:9b334a45a8ff 2650 #define CAU_XOR_CA_CA2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2651 #define CAU_XOR_CA_CA2_SHIFT 0
bogdanm 0:9b334a45a8ff 2652 #define CAU_XOR_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA2_SHIFT))&CAU_XOR_CA_CA2_MASK)
bogdanm 0:9b334a45a8ff 2653 #define CAU_XOR_CA_CA3_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2654 #define CAU_XOR_CA_CA3_SHIFT 0
bogdanm 0:9b334a45a8ff 2655 #define CAU_XOR_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA3_SHIFT))&CAU_XOR_CA_CA3_MASK)
bogdanm 0:9b334a45a8ff 2656 #define CAU_XOR_CA_CA4_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2657 #define CAU_XOR_CA_CA4_SHIFT 0
bogdanm 0:9b334a45a8ff 2658 #define CAU_XOR_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA4_SHIFT))&CAU_XOR_CA_CA4_MASK)
bogdanm 0:9b334a45a8ff 2659 #define CAU_XOR_CA_CA5_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2660 #define CAU_XOR_CA_CA5_SHIFT 0
bogdanm 0:9b334a45a8ff 2661 #define CAU_XOR_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA5_SHIFT))&CAU_XOR_CA_CA5_MASK)
bogdanm 0:9b334a45a8ff 2662 #define CAU_XOR_CA_CA6_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2663 #define CAU_XOR_CA_CA6_SHIFT 0
bogdanm 0:9b334a45a8ff 2664 #define CAU_XOR_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA6_SHIFT))&CAU_XOR_CA_CA6_MASK)
bogdanm 0:9b334a45a8ff 2665 #define CAU_XOR_CA_CA7_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2666 #define CAU_XOR_CA_CA7_SHIFT 0
bogdanm 0:9b334a45a8ff 2667 #define CAU_XOR_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA7_SHIFT))&CAU_XOR_CA_CA7_MASK)
bogdanm 0:9b334a45a8ff 2668 #define CAU_XOR_CA_CA8_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2669 #define CAU_XOR_CA_CA8_SHIFT 0
bogdanm 0:9b334a45a8ff 2670 #define CAU_XOR_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA8_SHIFT))&CAU_XOR_CA_CA8_MASK)
bogdanm 0:9b334a45a8ff 2671 /* ROTL_CASR Bit Fields */
bogdanm 0:9b334a45a8ff 2672 #define CAU_ROTL_CASR_IC_MASK 0x1u
bogdanm 0:9b334a45a8ff 2673 #define CAU_ROTL_CASR_IC_SHIFT 0
bogdanm 0:9b334a45a8ff 2674 #define CAU_ROTL_CASR_DPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 2675 #define CAU_ROTL_CASR_DPE_SHIFT 1
bogdanm 0:9b334a45a8ff 2676 #define CAU_ROTL_CASR_VER_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 2677 #define CAU_ROTL_CASR_VER_SHIFT 28
bogdanm 0:9b334a45a8ff 2678 #define CAU_ROTL_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CASR_VER_SHIFT))&CAU_ROTL_CASR_VER_MASK)
bogdanm 0:9b334a45a8ff 2679 /* ROTL_CAA Bit Fields */
bogdanm 0:9b334a45a8ff 2680 #define CAU_ROTL_CAA_ACC_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2681 #define CAU_ROTL_CAA_ACC_SHIFT 0
bogdanm 0:9b334a45a8ff 2682 #define CAU_ROTL_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CAA_ACC_SHIFT))&CAU_ROTL_CAA_ACC_MASK)
bogdanm 0:9b334a45a8ff 2683 /* ROTL_CA Bit Fields */
bogdanm 0:9b334a45a8ff 2684 #define CAU_ROTL_CA_CA0_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2685 #define CAU_ROTL_CA_CA0_SHIFT 0
bogdanm 0:9b334a45a8ff 2686 #define CAU_ROTL_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA0_SHIFT))&CAU_ROTL_CA_CA0_MASK)
bogdanm 0:9b334a45a8ff 2687 #define CAU_ROTL_CA_CA1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2688 #define CAU_ROTL_CA_CA1_SHIFT 0
bogdanm 0:9b334a45a8ff 2689 #define CAU_ROTL_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA1_SHIFT))&CAU_ROTL_CA_CA1_MASK)
bogdanm 0:9b334a45a8ff 2690 #define CAU_ROTL_CA_CA2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2691 #define CAU_ROTL_CA_CA2_SHIFT 0
bogdanm 0:9b334a45a8ff 2692 #define CAU_ROTL_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA2_SHIFT))&CAU_ROTL_CA_CA2_MASK)
bogdanm 0:9b334a45a8ff 2693 #define CAU_ROTL_CA_CA3_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2694 #define CAU_ROTL_CA_CA3_SHIFT 0
bogdanm 0:9b334a45a8ff 2695 #define CAU_ROTL_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA3_SHIFT))&CAU_ROTL_CA_CA3_MASK)
bogdanm 0:9b334a45a8ff 2696 #define CAU_ROTL_CA_CA4_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2697 #define CAU_ROTL_CA_CA4_SHIFT 0
bogdanm 0:9b334a45a8ff 2698 #define CAU_ROTL_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA4_SHIFT))&CAU_ROTL_CA_CA4_MASK)
bogdanm 0:9b334a45a8ff 2699 #define CAU_ROTL_CA_CA5_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2700 #define CAU_ROTL_CA_CA5_SHIFT 0
bogdanm 0:9b334a45a8ff 2701 #define CAU_ROTL_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA5_SHIFT))&CAU_ROTL_CA_CA5_MASK)
bogdanm 0:9b334a45a8ff 2702 #define CAU_ROTL_CA_CA6_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2703 #define CAU_ROTL_CA_CA6_SHIFT 0
bogdanm 0:9b334a45a8ff 2704 #define CAU_ROTL_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA6_SHIFT))&CAU_ROTL_CA_CA6_MASK)
bogdanm 0:9b334a45a8ff 2705 #define CAU_ROTL_CA_CA7_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2706 #define CAU_ROTL_CA_CA7_SHIFT 0
bogdanm 0:9b334a45a8ff 2707 #define CAU_ROTL_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA7_SHIFT))&CAU_ROTL_CA_CA7_MASK)
bogdanm 0:9b334a45a8ff 2708 #define CAU_ROTL_CA_CA8_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2709 #define CAU_ROTL_CA_CA8_SHIFT 0
bogdanm 0:9b334a45a8ff 2710 #define CAU_ROTL_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA8_SHIFT))&CAU_ROTL_CA_CA8_MASK)
bogdanm 0:9b334a45a8ff 2711 /* AESC_CASR Bit Fields */
bogdanm 0:9b334a45a8ff 2712 #define CAU_AESC_CASR_IC_MASK 0x1u
bogdanm 0:9b334a45a8ff 2713 #define CAU_AESC_CASR_IC_SHIFT 0
bogdanm 0:9b334a45a8ff 2714 #define CAU_AESC_CASR_DPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 2715 #define CAU_AESC_CASR_DPE_SHIFT 1
bogdanm 0:9b334a45a8ff 2716 #define CAU_AESC_CASR_VER_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 2717 #define CAU_AESC_CASR_VER_SHIFT 28
bogdanm 0:9b334a45a8ff 2718 #define CAU_AESC_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CASR_VER_SHIFT))&CAU_AESC_CASR_VER_MASK)
bogdanm 0:9b334a45a8ff 2719 /* AESC_CAA Bit Fields */
bogdanm 0:9b334a45a8ff 2720 #define CAU_AESC_CAA_ACC_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2721 #define CAU_AESC_CAA_ACC_SHIFT 0
bogdanm 0:9b334a45a8ff 2722 #define CAU_AESC_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CAA_ACC_SHIFT))&CAU_AESC_CAA_ACC_MASK)
bogdanm 0:9b334a45a8ff 2723 /* AESC_CA Bit Fields */
bogdanm 0:9b334a45a8ff 2724 #define CAU_AESC_CA_CA0_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2725 #define CAU_AESC_CA_CA0_SHIFT 0
bogdanm 0:9b334a45a8ff 2726 #define CAU_AESC_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA0_SHIFT))&CAU_AESC_CA_CA0_MASK)
bogdanm 0:9b334a45a8ff 2727 #define CAU_AESC_CA_CA1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2728 #define CAU_AESC_CA_CA1_SHIFT 0
bogdanm 0:9b334a45a8ff 2729 #define CAU_AESC_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA1_SHIFT))&CAU_AESC_CA_CA1_MASK)
bogdanm 0:9b334a45a8ff 2730 #define CAU_AESC_CA_CA2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2731 #define CAU_AESC_CA_CA2_SHIFT 0
bogdanm 0:9b334a45a8ff 2732 #define CAU_AESC_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA2_SHIFT))&CAU_AESC_CA_CA2_MASK)
bogdanm 0:9b334a45a8ff 2733 #define CAU_AESC_CA_CA3_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2734 #define CAU_AESC_CA_CA3_SHIFT 0
bogdanm 0:9b334a45a8ff 2735 #define CAU_AESC_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA3_SHIFT))&CAU_AESC_CA_CA3_MASK)
bogdanm 0:9b334a45a8ff 2736 #define CAU_AESC_CA_CA4_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2737 #define CAU_AESC_CA_CA4_SHIFT 0
bogdanm 0:9b334a45a8ff 2738 #define CAU_AESC_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA4_SHIFT))&CAU_AESC_CA_CA4_MASK)
bogdanm 0:9b334a45a8ff 2739 #define CAU_AESC_CA_CA5_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2740 #define CAU_AESC_CA_CA5_SHIFT 0
bogdanm 0:9b334a45a8ff 2741 #define CAU_AESC_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA5_SHIFT))&CAU_AESC_CA_CA5_MASK)
bogdanm 0:9b334a45a8ff 2742 #define CAU_AESC_CA_CA6_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2743 #define CAU_AESC_CA_CA6_SHIFT 0
bogdanm 0:9b334a45a8ff 2744 #define CAU_AESC_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA6_SHIFT))&CAU_AESC_CA_CA6_MASK)
bogdanm 0:9b334a45a8ff 2745 #define CAU_AESC_CA_CA7_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2746 #define CAU_AESC_CA_CA7_SHIFT 0
bogdanm 0:9b334a45a8ff 2747 #define CAU_AESC_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA7_SHIFT))&CAU_AESC_CA_CA7_MASK)
bogdanm 0:9b334a45a8ff 2748 #define CAU_AESC_CA_CA8_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2749 #define CAU_AESC_CA_CA8_SHIFT 0
bogdanm 0:9b334a45a8ff 2750 #define CAU_AESC_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA8_SHIFT))&CAU_AESC_CA_CA8_MASK)
bogdanm 0:9b334a45a8ff 2751 /* AESIC_CASR Bit Fields */
bogdanm 0:9b334a45a8ff 2752 #define CAU_AESIC_CASR_IC_MASK 0x1u
bogdanm 0:9b334a45a8ff 2753 #define CAU_AESIC_CASR_IC_SHIFT 0
bogdanm 0:9b334a45a8ff 2754 #define CAU_AESIC_CASR_DPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 2755 #define CAU_AESIC_CASR_DPE_SHIFT 1
bogdanm 0:9b334a45a8ff 2756 #define CAU_AESIC_CASR_VER_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 2757 #define CAU_AESIC_CASR_VER_SHIFT 28
bogdanm 0:9b334a45a8ff 2758 #define CAU_AESIC_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CASR_VER_SHIFT))&CAU_AESIC_CASR_VER_MASK)
bogdanm 0:9b334a45a8ff 2759 /* AESIC_CAA Bit Fields */
bogdanm 0:9b334a45a8ff 2760 #define CAU_AESIC_CAA_ACC_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2761 #define CAU_AESIC_CAA_ACC_SHIFT 0
bogdanm 0:9b334a45a8ff 2762 #define CAU_AESIC_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CAA_ACC_SHIFT))&CAU_AESIC_CAA_ACC_MASK)
bogdanm 0:9b334a45a8ff 2763 /* AESIC_CA Bit Fields */
bogdanm 0:9b334a45a8ff 2764 #define CAU_AESIC_CA_CA0_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2765 #define CAU_AESIC_CA_CA0_SHIFT 0
bogdanm 0:9b334a45a8ff 2766 #define CAU_AESIC_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA0_SHIFT))&CAU_AESIC_CA_CA0_MASK)
bogdanm 0:9b334a45a8ff 2767 #define CAU_AESIC_CA_CA1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2768 #define CAU_AESIC_CA_CA1_SHIFT 0
bogdanm 0:9b334a45a8ff 2769 #define CAU_AESIC_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA1_SHIFT))&CAU_AESIC_CA_CA1_MASK)
bogdanm 0:9b334a45a8ff 2770 #define CAU_AESIC_CA_CA2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2771 #define CAU_AESIC_CA_CA2_SHIFT 0
bogdanm 0:9b334a45a8ff 2772 #define CAU_AESIC_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA2_SHIFT))&CAU_AESIC_CA_CA2_MASK)
bogdanm 0:9b334a45a8ff 2773 #define CAU_AESIC_CA_CA3_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2774 #define CAU_AESIC_CA_CA3_SHIFT 0
bogdanm 0:9b334a45a8ff 2775 #define CAU_AESIC_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA3_SHIFT))&CAU_AESIC_CA_CA3_MASK)
bogdanm 0:9b334a45a8ff 2776 #define CAU_AESIC_CA_CA4_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2777 #define CAU_AESIC_CA_CA4_SHIFT 0
bogdanm 0:9b334a45a8ff 2778 #define CAU_AESIC_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA4_SHIFT))&CAU_AESIC_CA_CA4_MASK)
bogdanm 0:9b334a45a8ff 2779 #define CAU_AESIC_CA_CA5_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2780 #define CAU_AESIC_CA_CA5_SHIFT 0
bogdanm 0:9b334a45a8ff 2781 #define CAU_AESIC_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA5_SHIFT))&CAU_AESIC_CA_CA5_MASK)
bogdanm 0:9b334a45a8ff 2782 #define CAU_AESIC_CA_CA6_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2783 #define CAU_AESIC_CA_CA6_SHIFT 0
bogdanm 0:9b334a45a8ff 2784 #define CAU_AESIC_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA6_SHIFT))&CAU_AESIC_CA_CA6_MASK)
bogdanm 0:9b334a45a8ff 2785 #define CAU_AESIC_CA_CA7_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2786 #define CAU_AESIC_CA_CA7_SHIFT 0
bogdanm 0:9b334a45a8ff 2787 #define CAU_AESIC_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA7_SHIFT))&CAU_AESIC_CA_CA7_MASK)
bogdanm 0:9b334a45a8ff 2788 #define CAU_AESIC_CA_CA8_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 2789 #define CAU_AESIC_CA_CA8_SHIFT 0
bogdanm 0:9b334a45a8ff 2790 #define CAU_AESIC_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA8_SHIFT))&CAU_AESIC_CA_CA8_MASK)
bogdanm 0:9b334a45a8ff 2791
bogdanm 0:9b334a45a8ff 2792 /*!
bogdanm 0:9b334a45a8ff 2793 * @}
bogdanm 0:9b334a45a8ff 2794 */ /* end of group CAU_Register_Masks */
bogdanm 0:9b334a45a8ff 2795
bogdanm 0:9b334a45a8ff 2796
bogdanm 0:9b334a45a8ff 2797 /* CAU - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 2798 /** Peripheral CAU base address */
bogdanm 0:9b334a45a8ff 2799 #define CAU_BASE (0xE0081000u)
bogdanm 0:9b334a45a8ff 2800 /** Peripheral CAU base pointer */
bogdanm 0:9b334a45a8ff 2801 #define CAU ((CAU_Type *)CAU_BASE)
bogdanm 0:9b334a45a8ff 2802 #define CAU_BASE_PTR (CAU)
bogdanm 0:9b334a45a8ff 2803 /** Array initializer of CAU peripheral base addresses */
bogdanm 0:9b334a45a8ff 2804 #define CAU_BASE_ADDRS { CAU_BASE }
bogdanm 0:9b334a45a8ff 2805 /** Array initializer of CAU peripheral base pointers */
bogdanm 0:9b334a45a8ff 2806 #define CAU_BASE_PTRS { CAU }
bogdanm 0:9b334a45a8ff 2807
bogdanm 0:9b334a45a8ff 2808 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2809 -- CAU - Register accessor macros
bogdanm 0:9b334a45a8ff 2810 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2811
bogdanm 0:9b334a45a8ff 2812 /*!
bogdanm 0:9b334a45a8ff 2813 * @addtogroup CAU_Register_Accessor_Macros CAU - Register accessor macros
bogdanm 0:9b334a45a8ff 2814 * @{
bogdanm 0:9b334a45a8ff 2815 */
bogdanm 0:9b334a45a8ff 2816
bogdanm 0:9b334a45a8ff 2817
bogdanm 0:9b334a45a8ff 2818 /* CAU - Register instance definitions */
bogdanm 0:9b334a45a8ff 2819 /* CAU */
bogdanm 0:9b334a45a8ff 2820 #define CAU_DIRECT0 CAU_DIRECT_REG(CAU,0)
bogdanm 0:9b334a45a8ff 2821 #define CAU_DIRECT1 CAU_DIRECT_REG(CAU,1)
bogdanm 0:9b334a45a8ff 2822 #define CAU_DIRECT2 CAU_DIRECT_REG(CAU,2)
bogdanm 0:9b334a45a8ff 2823 #define CAU_DIRECT3 CAU_DIRECT_REG(CAU,3)
bogdanm 0:9b334a45a8ff 2824 #define CAU_DIRECT4 CAU_DIRECT_REG(CAU,4)
bogdanm 0:9b334a45a8ff 2825 #define CAU_DIRECT5 CAU_DIRECT_REG(CAU,5)
bogdanm 0:9b334a45a8ff 2826 #define CAU_DIRECT6 CAU_DIRECT_REG(CAU,6)
bogdanm 0:9b334a45a8ff 2827 #define CAU_DIRECT7 CAU_DIRECT_REG(CAU,7)
bogdanm 0:9b334a45a8ff 2828 #define CAU_DIRECT8 CAU_DIRECT_REG(CAU,8)
bogdanm 0:9b334a45a8ff 2829 #define CAU_DIRECT9 CAU_DIRECT_REG(CAU,9)
bogdanm 0:9b334a45a8ff 2830 #define CAU_DIRECT10 CAU_DIRECT_REG(CAU,10)
bogdanm 0:9b334a45a8ff 2831 #define CAU_DIRECT11 CAU_DIRECT_REG(CAU,11)
bogdanm 0:9b334a45a8ff 2832 #define CAU_DIRECT12 CAU_DIRECT_REG(CAU,12)
bogdanm 0:9b334a45a8ff 2833 #define CAU_DIRECT13 CAU_DIRECT_REG(CAU,13)
bogdanm 0:9b334a45a8ff 2834 #define CAU_DIRECT14 CAU_DIRECT_REG(CAU,14)
bogdanm 0:9b334a45a8ff 2835 #define CAU_DIRECT15 CAU_DIRECT_REG(CAU,15)
bogdanm 0:9b334a45a8ff 2836 #define CAU_LDR_CASR CAU_LDR_CASR_REG(CAU)
bogdanm 0:9b334a45a8ff 2837 #define CAU_LDR_CAA CAU_LDR_CAA_REG(CAU)
bogdanm 0:9b334a45a8ff 2838 #define CAU_LDR_CA0 CAU_LDR_CA_REG(CAU,0)
bogdanm 0:9b334a45a8ff 2839 #define CAU_LDR_CA1 CAU_LDR_CA_REG(CAU,1)
bogdanm 0:9b334a45a8ff 2840 #define CAU_LDR_CA2 CAU_LDR_CA_REG(CAU,2)
bogdanm 0:9b334a45a8ff 2841 #define CAU_LDR_CA3 CAU_LDR_CA_REG(CAU,3)
bogdanm 0:9b334a45a8ff 2842 #define CAU_LDR_CA4 CAU_LDR_CA_REG(CAU,4)
bogdanm 0:9b334a45a8ff 2843 #define CAU_LDR_CA5 CAU_LDR_CA_REG(CAU,5)
bogdanm 0:9b334a45a8ff 2844 #define CAU_LDR_CA6 CAU_LDR_CA_REG(CAU,6)
bogdanm 0:9b334a45a8ff 2845 #define CAU_LDR_CA7 CAU_LDR_CA_REG(CAU,7)
bogdanm 0:9b334a45a8ff 2846 #define CAU_LDR_CA8 CAU_LDR_CA_REG(CAU,8)
bogdanm 0:9b334a45a8ff 2847 #define CAU_STR_CASR CAU_STR_CASR_REG(CAU)
bogdanm 0:9b334a45a8ff 2848 #define CAU_STR_CAA CAU_STR_CAA_REG(CAU)
bogdanm 0:9b334a45a8ff 2849 #define CAU_STR_CA0 CAU_STR_CA_REG(CAU,0)
bogdanm 0:9b334a45a8ff 2850 #define CAU_STR_CA1 CAU_STR_CA_REG(CAU,1)
bogdanm 0:9b334a45a8ff 2851 #define CAU_STR_CA2 CAU_STR_CA_REG(CAU,2)
bogdanm 0:9b334a45a8ff 2852 #define CAU_STR_CA3 CAU_STR_CA_REG(CAU,3)
bogdanm 0:9b334a45a8ff 2853 #define CAU_STR_CA4 CAU_STR_CA_REG(CAU,4)
bogdanm 0:9b334a45a8ff 2854 #define CAU_STR_CA5 CAU_STR_CA_REG(CAU,5)
bogdanm 0:9b334a45a8ff 2855 #define CAU_STR_CA6 CAU_STR_CA_REG(CAU,6)
bogdanm 0:9b334a45a8ff 2856 #define CAU_STR_CA7 CAU_STR_CA_REG(CAU,7)
bogdanm 0:9b334a45a8ff 2857 #define CAU_STR_CA8 CAU_STR_CA_REG(CAU,8)
bogdanm 0:9b334a45a8ff 2858 #define CAU_ADR_CASR CAU_ADR_CASR_REG(CAU)
bogdanm 0:9b334a45a8ff 2859 #define CAU_ADR_CAA CAU_ADR_CAA_REG(CAU)
bogdanm 0:9b334a45a8ff 2860 #define CAU_ADR_CA0 CAU_ADR_CA_REG(CAU,0)
bogdanm 0:9b334a45a8ff 2861 #define CAU_ADR_CA1 CAU_ADR_CA_REG(CAU,1)
bogdanm 0:9b334a45a8ff 2862 #define CAU_ADR_CA2 CAU_ADR_CA_REG(CAU,2)
bogdanm 0:9b334a45a8ff 2863 #define CAU_ADR_CA3 CAU_ADR_CA_REG(CAU,3)
bogdanm 0:9b334a45a8ff 2864 #define CAU_ADR_CA4 CAU_ADR_CA_REG(CAU,4)
bogdanm 0:9b334a45a8ff 2865 #define CAU_ADR_CA5 CAU_ADR_CA_REG(CAU,5)
bogdanm 0:9b334a45a8ff 2866 #define CAU_ADR_CA6 CAU_ADR_CA_REG(CAU,6)
bogdanm 0:9b334a45a8ff 2867 #define CAU_ADR_CA7 CAU_ADR_CA_REG(CAU,7)
bogdanm 0:9b334a45a8ff 2868 #define CAU_ADR_CA8 CAU_ADR_CA_REG(CAU,8)
bogdanm 0:9b334a45a8ff 2869 #define CAU_RADR_CASR CAU_RADR_CASR_REG(CAU)
bogdanm 0:9b334a45a8ff 2870 #define CAU_RADR_CAA CAU_RADR_CAA_REG(CAU)
bogdanm 0:9b334a45a8ff 2871 #define CAU_RADR_CA0 CAU_RADR_CA_REG(CAU,0)
bogdanm 0:9b334a45a8ff 2872 #define CAU_RADR_CA1 CAU_RADR_CA_REG(CAU,1)
bogdanm 0:9b334a45a8ff 2873 #define CAU_RADR_CA2 CAU_RADR_CA_REG(CAU,2)
bogdanm 0:9b334a45a8ff 2874 #define CAU_RADR_CA3 CAU_RADR_CA_REG(CAU,3)
bogdanm 0:9b334a45a8ff 2875 #define CAU_RADR_CA4 CAU_RADR_CA_REG(CAU,4)
bogdanm 0:9b334a45a8ff 2876 #define CAU_RADR_CA5 CAU_RADR_CA_REG(CAU,5)
bogdanm 0:9b334a45a8ff 2877 #define CAU_RADR_CA6 CAU_RADR_CA_REG(CAU,6)
bogdanm 0:9b334a45a8ff 2878 #define CAU_RADR_CA7 CAU_RADR_CA_REG(CAU,7)
bogdanm 0:9b334a45a8ff 2879 #define CAU_RADR_CA8 CAU_RADR_CA_REG(CAU,8)
bogdanm 0:9b334a45a8ff 2880 #define CAU_XOR_CASR CAU_XOR_CASR_REG(CAU)
bogdanm 0:9b334a45a8ff 2881 #define CAU_XOR_CAA CAU_XOR_CAA_REG(CAU)
bogdanm 0:9b334a45a8ff 2882 #define CAU_XOR_CA0 CAU_XOR_CA_REG(CAU,0)
bogdanm 0:9b334a45a8ff 2883 #define CAU_XOR_CA1 CAU_XOR_CA_REG(CAU,1)
bogdanm 0:9b334a45a8ff 2884 #define CAU_XOR_CA2 CAU_XOR_CA_REG(CAU,2)
bogdanm 0:9b334a45a8ff 2885 #define CAU_XOR_CA3 CAU_XOR_CA_REG(CAU,3)
bogdanm 0:9b334a45a8ff 2886 #define CAU_XOR_CA4 CAU_XOR_CA_REG(CAU,4)
bogdanm 0:9b334a45a8ff 2887 #define CAU_XOR_CA5 CAU_XOR_CA_REG(CAU,5)
bogdanm 0:9b334a45a8ff 2888 #define CAU_XOR_CA6 CAU_XOR_CA_REG(CAU,6)
bogdanm 0:9b334a45a8ff 2889 #define CAU_XOR_CA7 CAU_XOR_CA_REG(CAU,7)
bogdanm 0:9b334a45a8ff 2890 #define CAU_XOR_CA8 CAU_XOR_CA_REG(CAU,8)
bogdanm 0:9b334a45a8ff 2891 #define CAU_ROTL_CASR CAU_ROTL_CASR_REG(CAU)
bogdanm 0:9b334a45a8ff 2892 #define CAU_ROTL_CAA CAU_ROTL_CAA_REG(CAU)
bogdanm 0:9b334a45a8ff 2893 #define CAU_ROTL_CA0 CAU_ROTL_CA_REG(CAU,0)
bogdanm 0:9b334a45a8ff 2894 #define CAU_ROTL_CA1 CAU_ROTL_CA_REG(CAU,1)
bogdanm 0:9b334a45a8ff 2895 #define CAU_ROTL_CA2 CAU_ROTL_CA_REG(CAU,2)
bogdanm 0:9b334a45a8ff 2896 #define CAU_ROTL_CA3 CAU_ROTL_CA_REG(CAU,3)
bogdanm 0:9b334a45a8ff 2897 #define CAU_ROTL_CA4 CAU_ROTL_CA_REG(CAU,4)
bogdanm 0:9b334a45a8ff 2898 #define CAU_ROTL_CA5 CAU_ROTL_CA_REG(CAU,5)
bogdanm 0:9b334a45a8ff 2899 #define CAU_ROTL_CA6 CAU_ROTL_CA_REG(CAU,6)
bogdanm 0:9b334a45a8ff 2900 #define CAU_ROTL_CA7 CAU_ROTL_CA_REG(CAU,7)
bogdanm 0:9b334a45a8ff 2901 #define CAU_ROTL_CA8 CAU_ROTL_CA_REG(CAU,8)
bogdanm 0:9b334a45a8ff 2902 #define CAU_AESC_CASR CAU_AESC_CASR_REG(CAU)
bogdanm 0:9b334a45a8ff 2903 #define CAU_AESC_CAA CAU_AESC_CAA_REG(CAU)
bogdanm 0:9b334a45a8ff 2904 #define CAU_AESC_CA0 CAU_AESC_CA_REG(CAU,0)
bogdanm 0:9b334a45a8ff 2905 #define CAU_AESC_CA1 CAU_AESC_CA_REG(CAU,1)
bogdanm 0:9b334a45a8ff 2906 #define CAU_AESC_CA2 CAU_AESC_CA_REG(CAU,2)
bogdanm 0:9b334a45a8ff 2907 #define CAU_AESC_CA3 CAU_AESC_CA_REG(CAU,3)
bogdanm 0:9b334a45a8ff 2908 #define CAU_AESC_CA4 CAU_AESC_CA_REG(CAU,4)
bogdanm 0:9b334a45a8ff 2909 #define CAU_AESC_CA5 CAU_AESC_CA_REG(CAU,5)
bogdanm 0:9b334a45a8ff 2910 #define CAU_AESC_CA6 CAU_AESC_CA_REG(CAU,6)
bogdanm 0:9b334a45a8ff 2911 #define CAU_AESC_CA7 CAU_AESC_CA_REG(CAU,7)
bogdanm 0:9b334a45a8ff 2912 #define CAU_AESC_CA8 CAU_AESC_CA_REG(CAU,8)
bogdanm 0:9b334a45a8ff 2913 #define CAU_AESIC_CASR CAU_AESIC_CASR_REG(CAU)
bogdanm 0:9b334a45a8ff 2914 #define CAU_AESIC_CAA CAU_AESIC_CAA_REG(CAU)
bogdanm 0:9b334a45a8ff 2915 #define CAU_AESIC_CA0 CAU_AESIC_CA_REG(CAU,0)
bogdanm 0:9b334a45a8ff 2916 #define CAU_AESIC_CA1 CAU_AESIC_CA_REG(CAU,1)
bogdanm 0:9b334a45a8ff 2917 #define CAU_AESIC_CA2 CAU_AESIC_CA_REG(CAU,2)
bogdanm 0:9b334a45a8ff 2918 #define CAU_AESIC_CA3 CAU_AESIC_CA_REG(CAU,3)
bogdanm 0:9b334a45a8ff 2919 #define CAU_AESIC_CA4 CAU_AESIC_CA_REG(CAU,4)
bogdanm 0:9b334a45a8ff 2920 #define CAU_AESIC_CA5 CAU_AESIC_CA_REG(CAU,5)
bogdanm 0:9b334a45a8ff 2921 #define CAU_AESIC_CA6 CAU_AESIC_CA_REG(CAU,6)
bogdanm 0:9b334a45a8ff 2922 #define CAU_AESIC_CA7 CAU_AESIC_CA_REG(CAU,7)
bogdanm 0:9b334a45a8ff 2923 #define CAU_AESIC_CA8 CAU_AESIC_CA_REG(CAU,8)
bogdanm 0:9b334a45a8ff 2924
bogdanm 0:9b334a45a8ff 2925 /* CAU - Register array accessors */
bogdanm 0:9b334a45a8ff 2926 #define CAU_DIRECT(index) CAU_DIRECT_REG(CAU,index)
bogdanm 0:9b334a45a8ff 2927 #define CAU_LDR_CA(index) CAU_LDR_CA_REG(CAU,index)
bogdanm 0:9b334a45a8ff 2928 #define CAU_STR_CA(index) CAU_STR_CA_REG(CAU,index)
bogdanm 0:9b334a45a8ff 2929 #define CAU_ADR_CA(index) CAU_ADR_CA_REG(CAU,index)
bogdanm 0:9b334a45a8ff 2930 #define CAU_RADR_CA(index) CAU_RADR_CA_REG(CAU,index)
bogdanm 0:9b334a45a8ff 2931 #define CAU_XOR_CA(index) CAU_XOR_CA_REG(CAU,index)
bogdanm 0:9b334a45a8ff 2932 #define CAU_ROTL_CA(index) CAU_ROTL_CA_REG(CAU,index)
bogdanm 0:9b334a45a8ff 2933 #define CAU_AESC_CA(index) CAU_AESC_CA_REG(CAU,index)
bogdanm 0:9b334a45a8ff 2934 #define CAU_AESIC_CA(index) CAU_AESIC_CA_REG(CAU,index)
bogdanm 0:9b334a45a8ff 2935
bogdanm 0:9b334a45a8ff 2936 /*!
bogdanm 0:9b334a45a8ff 2937 * @}
bogdanm 0:9b334a45a8ff 2938 */ /* end of group CAU_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 2939
bogdanm 0:9b334a45a8ff 2940
bogdanm 0:9b334a45a8ff 2941 /*!
bogdanm 0:9b334a45a8ff 2942 * @}
bogdanm 0:9b334a45a8ff 2943 */ /* end of group CAU_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 2944
bogdanm 0:9b334a45a8ff 2945
bogdanm 0:9b334a45a8ff 2946 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2947 -- CMP Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2948 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2949
bogdanm 0:9b334a45a8ff 2950 /*!
bogdanm 0:9b334a45a8ff 2951 * @addtogroup CMP_Peripheral_Access_Layer CMP Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2952 * @{
bogdanm 0:9b334a45a8ff 2953 */
bogdanm 0:9b334a45a8ff 2954
bogdanm 0:9b334a45a8ff 2955 /** CMP - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 2956 typedef struct {
bogdanm 0:9b334a45a8ff 2957 __IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
bogdanm 0:9b334a45a8ff 2958 __IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
bogdanm 0:9b334a45a8ff 2959 __IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 2960 __IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 2961 __IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 2962 __IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
bogdanm 0:9b334a45a8ff 2963 } CMP_Type, *CMP_MemMapPtr;
bogdanm 0:9b334a45a8ff 2964
bogdanm 0:9b334a45a8ff 2965 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2966 -- CMP - Register accessor macros
bogdanm 0:9b334a45a8ff 2967 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2968
bogdanm 0:9b334a45a8ff 2969 /*!
bogdanm 0:9b334a45a8ff 2970 * @addtogroup CMP_Register_Accessor_Macros CMP - Register accessor macros
bogdanm 0:9b334a45a8ff 2971 * @{
bogdanm 0:9b334a45a8ff 2972 */
bogdanm 0:9b334a45a8ff 2973
bogdanm 0:9b334a45a8ff 2974
bogdanm 0:9b334a45a8ff 2975 /* CMP - Register accessors */
bogdanm 0:9b334a45a8ff 2976 #define CMP_CR0_REG(base) ((base)->CR0)
bogdanm 0:9b334a45a8ff 2977 #define CMP_CR1_REG(base) ((base)->CR1)
bogdanm 0:9b334a45a8ff 2978 #define CMP_FPR_REG(base) ((base)->FPR)
bogdanm 0:9b334a45a8ff 2979 #define CMP_SCR_REG(base) ((base)->SCR)
bogdanm 0:9b334a45a8ff 2980 #define CMP_DACCR_REG(base) ((base)->DACCR)
bogdanm 0:9b334a45a8ff 2981 #define CMP_MUXCR_REG(base) ((base)->MUXCR)
bogdanm 0:9b334a45a8ff 2982
bogdanm 0:9b334a45a8ff 2983 /*!
bogdanm 0:9b334a45a8ff 2984 * @}
bogdanm 0:9b334a45a8ff 2985 */ /* end of group CMP_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 2986
bogdanm 0:9b334a45a8ff 2987
bogdanm 0:9b334a45a8ff 2988 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2989 -- CMP Register Masks
bogdanm 0:9b334a45a8ff 2990 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2991
bogdanm 0:9b334a45a8ff 2992 /*!
bogdanm 0:9b334a45a8ff 2993 * @addtogroup CMP_Register_Masks CMP Register Masks
bogdanm 0:9b334a45a8ff 2994 * @{
bogdanm 0:9b334a45a8ff 2995 */
bogdanm 0:9b334a45a8ff 2996
bogdanm 0:9b334a45a8ff 2997 /* CR0 Bit Fields */
bogdanm 0:9b334a45a8ff 2998 #define CMP_CR0_HYSTCTR_MASK 0x3u
bogdanm 0:9b334a45a8ff 2999 #define CMP_CR0_HYSTCTR_SHIFT 0
bogdanm 0:9b334a45a8ff 3000 #define CMP_CR0_HYSTCTR(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR0_HYSTCTR_SHIFT))&CMP_CR0_HYSTCTR_MASK)
bogdanm 0:9b334a45a8ff 3001 #define CMP_CR0_FILTER_CNT_MASK 0x70u
bogdanm 0:9b334a45a8ff 3002 #define CMP_CR0_FILTER_CNT_SHIFT 4
bogdanm 0:9b334a45a8ff 3003 #define CMP_CR0_FILTER_CNT(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR0_FILTER_CNT_SHIFT))&CMP_CR0_FILTER_CNT_MASK)
bogdanm 0:9b334a45a8ff 3004 /* CR1 Bit Fields */
bogdanm 0:9b334a45a8ff 3005 #define CMP_CR1_EN_MASK 0x1u
bogdanm 0:9b334a45a8ff 3006 #define CMP_CR1_EN_SHIFT 0
bogdanm 0:9b334a45a8ff 3007 #define CMP_CR1_OPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 3008 #define CMP_CR1_OPE_SHIFT 1
bogdanm 0:9b334a45a8ff 3009 #define CMP_CR1_COS_MASK 0x4u
bogdanm 0:9b334a45a8ff 3010 #define CMP_CR1_COS_SHIFT 2
bogdanm 0:9b334a45a8ff 3011 #define CMP_CR1_INV_MASK 0x8u
bogdanm 0:9b334a45a8ff 3012 #define CMP_CR1_INV_SHIFT 3
bogdanm 0:9b334a45a8ff 3013 #define CMP_CR1_PMODE_MASK 0x10u
bogdanm 0:9b334a45a8ff 3014 #define CMP_CR1_PMODE_SHIFT 4
bogdanm 0:9b334a45a8ff 3015 #define CMP_CR1_WE_MASK 0x40u
bogdanm 0:9b334a45a8ff 3016 #define CMP_CR1_WE_SHIFT 6
bogdanm 0:9b334a45a8ff 3017 #define CMP_CR1_SE_MASK 0x80u
bogdanm 0:9b334a45a8ff 3018 #define CMP_CR1_SE_SHIFT 7
bogdanm 0:9b334a45a8ff 3019 /* FPR Bit Fields */
bogdanm 0:9b334a45a8ff 3020 #define CMP_FPR_FILT_PER_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3021 #define CMP_FPR_FILT_PER_SHIFT 0
bogdanm 0:9b334a45a8ff 3022 #define CMP_FPR_FILT_PER(x) (((uint8_t)(((uint8_t)(x))<<CMP_FPR_FILT_PER_SHIFT))&CMP_FPR_FILT_PER_MASK)
bogdanm 0:9b334a45a8ff 3023 /* SCR Bit Fields */
bogdanm 0:9b334a45a8ff 3024 #define CMP_SCR_COUT_MASK 0x1u
bogdanm 0:9b334a45a8ff 3025 #define CMP_SCR_COUT_SHIFT 0
bogdanm 0:9b334a45a8ff 3026 #define CMP_SCR_CFF_MASK 0x2u
bogdanm 0:9b334a45a8ff 3027 #define CMP_SCR_CFF_SHIFT 1
bogdanm 0:9b334a45a8ff 3028 #define CMP_SCR_CFR_MASK 0x4u
bogdanm 0:9b334a45a8ff 3029 #define CMP_SCR_CFR_SHIFT 2
bogdanm 0:9b334a45a8ff 3030 #define CMP_SCR_IEF_MASK 0x8u
bogdanm 0:9b334a45a8ff 3031 #define CMP_SCR_IEF_SHIFT 3
bogdanm 0:9b334a45a8ff 3032 #define CMP_SCR_IER_MASK 0x10u
bogdanm 0:9b334a45a8ff 3033 #define CMP_SCR_IER_SHIFT 4
bogdanm 0:9b334a45a8ff 3034 #define CMP_SCR_DMAEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 3035 #define CMP_SCR_DMAEN_SHIFT 6
bogdanm 0:9b334a45a8ff 3036 /* DACCR Bit Fields */
bogdanm 0:9b334a45a8ff 3037 #define CMP_DACCR_VOSEL_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 3038 #define CMP_DACCR_VOSEL_SHIFT 0
bogdanm 0:9b334a45a8ff 3039 #define CMP_DACCR_VOSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_DACCR_VOSEL_SHIFT))&CMP_DACCR_VOSEL_MASK)
bogdanm 0:9b334a45a8ff 3040 #define CMP_DACCR_VRSEL_MASK 0x40u
bogdanm 0:9b334a45a8ff 3041 #define CMP_DACCR_VRSEL_SHIFT 6
bogdanm 0:9b334a45a8ff 3042 #define CMP_DACCR_DACEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 3043 #define CMP_DACCR_DACEN_SHIFT 7
bogdanm 0:9b334a45a8ff 3044 /* MUXCR Bit Fields */
bogdanm 0:9b334a45a8ff 3045 #define CMP_MUXCR_MSEL_MASK 0x7u
bogdanm 0:9b334a45a8ff 3046 #define CMP_MUXCR_MSEL_SHIFT 0
bogdanm 0:9b334a45a8ff 3047 #define CMP_MUXCR_MSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_MUXCR_MSEL_SHIFT))&CMP_MUXCR_MSEL_MASK)
bogdanm 0:9b334a45a8ff 3048 #define CMP_MUXCR_PSEL_MASK 0x38u
bogdanm 0:9b334a45a8ff 3049 #define CMP_MUXCR_PSEL_SHIFT 3
bogdanm 0:9b334a45a8ff 3050 #define CMP_MUXCR_PSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_MUXCR_PSEL_SHIFT))&CMP_MUXCR_PSEL_MASK)
bogdanm 0:9b334a45a8ff 3051 #define CMP_MUXCR_PSTM_MASK 0x80u
bogdanm 0:9b334a45a8ff 3052 #define CMP_MUXCR_PSTM_SHIFT 7
bogdanm 0:9b334a45a8ff 3053
bogdanm 0:9b334a45a8ff 3054 /*!
bogdanm 0:9b334a45a8ff 3055 * @}
bogdanm 0:9b334a45a8ff 3056 */ /* end of group CMP_Register_Masks */
bogdanm 0:9b334a45a8ff 3057
bogdanm 0:9b334a45a8ff 3058
bogdanm 0:9b334a45a8ff 3059 /* CMP - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 3060 /** Peripheral CMP0 base address */
bogdanm 0:9b334a45a8ff 3061 #define CMP0_BASE (0x40073000u)
bogdanm 0:9b334a45a8ff 3062 /** Peripheral CMP0 base pointer */
bogdanm 0:9b334a45a8ff 3063 #define CMP0 ((CMP_Type *)CMP0_BASE)
bogdanm 0:9b334a45a8ff 3064 #define CMP0_BASE_PTR (CMP0)
bogdanm 0:9b334a45a8ff 3065 /** Peripheral CMP1 base address */
bogdanm 0:9b334a45a8ff 3066 #define CMP1_BASE (0x40073008u)
bogdanm 0:9b334a45a8ff 3067 /** Peripheral CMP1 base pointer */
bogdanm 0:9b334a45a8ff 3068 #define CMP1 ((CMP_Type *)CMP1_BASE)
bogdanm 0:9b334a45a8ff 3069 #define CMP1_BASE_PTR (CMP1)
bogdanm 0:9b334a45a8ff 3070 /** Peripheral CMP2 base address */
bogdanm 0:9b334a45a8ff 3071 #define CMP2_BASE (0x40073010u)
bogdanm 0:9b334a45a8ff 3072 /** Peripheral CMP2 base pointer */
bogdanm 0:9b334a45a8ff 3073 #define CMP2 ((CMP_Type *)CMP2_BASE)
bogdanm 0:9b334a45a8ff 3074 #define CMP2_BASE_PTR (CMP2)
bogdanm 0:9b334a45a8ff 3075 /** Array initializer of CMP peripheral base addresses */
bogdanm 0:9b334a45a8ff 3076 #define CMP_BASE_ADDRS { CMP0_BASE, CMP1_BASE, CMP2_BASE }
bogdanm 0:9b334a45a8ff 3077 /** Array initializer of CMP peripheral base pointers */
bogdanm 0:9b334a45a8ff 3078 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2 }
bogdanm 0:9b334a45a8ff 3079 /** Interrupt vectors for the CMP peripheral type */
bogdanm 0:9b334a45a8ff 3080 #define CMP_IRQS { CMP0_IRQn, CMP1_IRQn, CMP2_IRQn }
bogdanm 0:9b334a45a8ff 3081
bogdanm 0:9b334a45a8ff 3082 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3083 -- CMP - Register accessor macros
bogdanm 0:9b334a45a8ff 3084 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3085
bogdanm 0:9b334a45a8ff 3086 /*!
bogdanm 0:9b334a45a8ff 3087 * @addtogroup CMP_Register_Accessor_Macros CMP - Register accessor macros
bogdanm 0:9b334a45a8ff 3088 * @{
bogdanm 0:9b334a45a8ff 3089 */
bogdanm 0:9b334a45a8ff 3090
bogdanm 0:9b334a45a8ff 3091
bogdanm 0:9b334a45a8ff 3092 /* CMP - Register instance definitions */
bogdanm 0:9b334a45a8ff 3093 /* CMP0 */
bogdanm 0:9b334a45a8ff 3094 #define CMP0_CR0 CMP_CR0_REG(CMP0)
bogdanm 0:9b334a45a8ff 3095 #define CMP0_CR1 CMP_CR1_REG(CMP0)
bogdanm 0:9b334a45a8ff 3096 #define CMP0_FPR CMP_FPR_REG(CMP0)
bogdanm 0:9b334a45a8ff 3097 #define CMP0_SCR CMP_SCR_REG(CMP0)
bogdanm 0:9b334a45a8ff 3098 #define CMP0_DACCR CMP_DACCR_REG(CMP0)
bogdanm 0:9b334a45a8ff 3099 #define CMP0_MUXCR CMP_MUXCR_REG(CMP0)
bogdanm 0:9b334a45a8ff 3100 /* CMP1 */
bogdanm 0:9b334a45a8ff 3101 #define CMP1_CR0 CMP_CR0_REG(CMP1)
bogdanm 0:9b334a45a8ff 3102 #define CMP1_CR1 CMP_CR1_REG(CMP1)
bogdanm 0:9b334a45a8ff 3103 #define CMP1_FPR CMP_FPR_REG(CMP1)
bogdanm 0:9b334a45a8ff 3104 #define CMP1_SCR CMP_SCR_REG(CMP1)
bogdanm 0:9b334a45a8ff 3105 #define CMP1_DACCR CMP_DACCR_REG(CMP1)
bogdanm 0:9b334a45a8ff 3106 #define CMP1_MUXCR CMP_MUXCR_REG(CMP1)
bogdanm 0:9b334a45a8ff 3107 /* CMP2 */
bogdanm 0:9b334a45a8ff 3108 #define CMP2_CR0 CMP_CR0_REG(CMP2)
bogdanm 0:9b334a45a8ff 3109 #define CMP2_CR1 CMP_CR1_REG(CMP2)
bogdanm 0:9b334a45a8ff 3110 #define CMP2_FPR CMP_FPR_REG(CMP2)
bogdanm 0:9b334a45a8ff 3111 #define CMP2_SCR CMP_SCR_REG(CMP2)
bogdanm 0:9b334a45a8ff 3112 #define CMP2_DACCR CMP_DACCR_REG(CMP2)
bogdanm 0:9b334a45a8ff 3113 #define CMP2_MUXCR CMP_MUXCR_REG(CMP2)
bogdanm 0:9b334a45a8ff 3114
bogdanm 0:9b334a45a8ff 3115 /*!
bogdanm 0:9b334a45a8ff 3116 * @}
bogdanm 0:9b334a45a8ff 3117 */ /* end of group CMP_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 3118
bogdanm 0:9b334a45a8ff 3119
bogdanm 0:9b334a45a8ff 3120 /*!
bogdanm 0:9b334a45a8ff 3121 * @}
bogdanm 0:9b334a45a8ff 3122 */ /* end of group CMP_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 3123
bogdanm 0:9b334a45a8ff 3124
bogdanm 0:9b334a45a8ff 3125 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3126 -- CMT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3127 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3128
bogdanm 0:9b334a45a8ff 3129 /*!
bogdanm 0:9b334a45a8ff 3130 * @addtogroup CMT_Peripheral_Access_Layer CMT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3131 * @{
bogdanm 0:9b334a45a8ff 3132 */
bogdanm 0:9b334a45a8ff 3133
bogdanm 0:9b334a45a8ff 3134 /** CMT - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 3135 typedef struct {
bogdanm 0:9b334a45a8ff 3136 __IO uint8_t CGH1; /**< CMT Carrier Generator High Data Register 1, offset: 0x0 */
bogdanm 0:9b334a45a8ff 3137 __IO uint8_t CGL1; /**< CMT Carrier Generator Low Data Register 1, offset: 0x1 */
bogdanm 0:9b334a45a8ff 3138 __IO uint8_t CGH2; /**< CMT Carrier Generator High Data Register 2, offset: 0x2 */
bogdanm 0:9b334a45a8ff 3139 __IO uint8_t CGL2; /**< CMT Carrier Generator Low Data Register 2, offset: 0x3 */
bogdanm 0:9b334a45a8ff 3140 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 3141 __IO uint8_t MSC; /**< CMT Modulator Status and Control Register, offset: 0x5 */
bogdanm 0:9b334a45a8ff 3142 __IO uint8_t CMD1; /**< CMT Modulator Data Register Mark High, offset: 0x6 */
bogdanm 0:9b334a45a8ff 3143 __IO uint8_t CMD2; /**< CMT Modulator Data Register Mark Low, offset: 0x7 */
bogdanm 0:9b334a45a8ff 3144 __IO uint8_t CMD3; /**< CMT Modulator Data Register Space High, offset: 0x8 */
bogdanm 0:9b334a45a8ff 3145 __IO uint8_t CMD4; /**< CMT Modulator Data Register Space Low, offset: 0x9 */
bogdanm 0:9b334a45a8ff 3146 __IO uint8_t PPS; /**< CMT Primary Prescaler Register, offset: 0xA */
bogdanm 0:9b334a45a8ff 3147 __IO uint8_t DMA; /**< CMT Direct Memory Access Register, offset: 0xB */
bogdanm 0:9b334a45a8ff 3148 } CMT_Type, *CMT_MemMapPtr;
bogdanm 0:9b334a45a8ff 3149
bogdanm 0:9b334a45a8ff 3150 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3151 -- CMT - Register accessor macros
bogdanm 0:9b334a45a8ff 3152 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3153
bogdanm 0:9b334a45a8ff 3154 /*!
bogdanm 0:9b334a45a8ff 3155 * @addtogroup CMT_Register_Accessor_Macros CMT - Register accessor macros
bogdanm 0:9b334a45a8ff 3156 * @{
bogdanm 0:9b334a45a8ff 3157 */
bogdanm 0:9b334a45a8ff 3158
bogdanm 0:9b334a45a8ff 3159
bogdanm 0:9b334a45a8ff 3160 /* CMT - Register accessors */
bogdanm 0:9b334a45a8ff 3161 #define CMT_CGH1_REG(base) ((base)->CGH1)
bogdanm 0:9b334a45a8ff 3162 #define CMT_CGL1_REG(base) ((base)->CGL1)
bogdanm 0:9b334a45a8ff 3163 #define CMT_CGH2_REG(base) ((base)->CGH2)
bogdanm 0:9b334a45a8ff 3164 #define CMT_CGL2_REG(base) ((base)->CGL2)
bogdanm 0:9b334a45a8ff 3165 #define CMT_OC_REG(base) ((base)->OC)
bogdanm 0:9b334a45a8ff 3166 #define CMT_MSC_REG(base) ((base)->MSC)
bogdanm 0:9b334a45a8ff 3167 #define CMT_CMD1_REG(base) ((base)->CMD1)
bogdanm 0:9b334a45a8ff 3168 #define CMT_CMD2_REG(base) ((base)->CMD2)
bogdanm 0:9b334a45a8ff 3169 #define CMT_CMD3_REG(base) ((base)->CMD3)
bogdanm 0:9b334a45a8ff 3170 #define CMT_CMD4_REG(base) ((base)->CMD4)
bogdanm 0:9b334a45a8ff 3171 #define CMT_PPS_REG(base) ((base)->PPS)
bogdanm 0:9b334a45a8ff 3172 #define CMT_DMA_REG(base) ((base)->DMA)
bogdanm 0:9b334a45a8ff 3173
bogdanm 0:9b334a45a8ff 3174 /*!
bogdanm 0:9b334a45a8ff 3175 * @}
bogdanm 0:9b334a45a8ff 3176 */ /* end of group CMT_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 3177
bogdanm 0:9b334a45a8ff 3178
bogdanm 0:9b334a45a8ff 3179 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3180 -- CMT Register Masks
bogdanm 0:9b334a45a8ff 3181 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3182
bogdanm 0:9b334a45a8ff 3183 /*!
bogdanm 0:9b334a45a8ff 3184 * @addtogroup CMT_Register_Masks CMT Register Masks
bogdanm 0:9b334a45a8ff 3185 * @{
bogdanm 0:9b334a45a8ff 3186 */
bogdanm 0:9b334a45a8ff 3187
bogdanm 0:9b334a45a8ff 3188 /* CGH1 Bit Fields */
bogdanm 0:9b334a45a8ff 3189 #define CMT_CGH1_PH_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3190 #define CMT_CGH1_PH_SHIFT 0
bogdanm 0:9b334a45a8ff 3191 #define CMT_CGH1_PH(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGH1_PH_SHIFT))&CMT_CGH1_PH_MASK)
bogdanm 0:9b334a45a8ff 3192 /* CGL1 Bit Fields */
bogdanm 0:9b334a45a8ff 3193 #define CMT_CGL1_PL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3194 #define CMT_CGL1_PL_SHIFT 0
bogdanm 0:9b334a45a8ff 3195 #define CMT_CGL1_PL(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGL1_PL_SHIFT))&CMT_CGL1_PL_MASK)
bogdanm 0:9b334a45a8ff 3196 /* CGH2 Bit Fields */
bogdanm 0:9b334a45a8ff 3197 #define CMT_CGH2_SH_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3198 #define CMT_CGH2_SH_SHIFT 0
bogdanm 0:9b334a45a8ff 3199 #define CMT_CGH2_SH(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGH2_SH_SHIFT))&CMT_CGH2_SH_MASK)
bogdanm 0:9b334a45a8ff 3200 /* CGL2 Bit Fields */
bogdanm 0:9b334a45a8ff 3201 #define CMT_CGL2_SL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3202 #define CMT_CGL2_SL_SHIFT 0
bogdanm 0:9b334a45a8ff 3203 #define CMT_CGL2_SL(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGL2_SL_SHIFT))&CMT_CGL2_SL_MASK)
bogdanm 0:9b334a45a8ff 3204 /* OC Bit Fields */
bogdanm 0:9b334a45a8ff 3205 #define CMT_OC_IROPEN_MASK 0x20u
bogdanm 0:9b334a45a8ff 3206 #define CMT_OC_IROPEN_SHIFT 5
bogdanm 0:9b334a45a8ff 3207 #define CMT_OC_CMTPOL_MASK 0x40u
bogdanm 0:9b334a45a8ff 3208 #define CMT_OC_CMTPOL_SHIFT 6
bogdanm 0:9b334a45a8ff 3209 #define CMT_OC_IROL_MASK 0x80u
bogdanm 0:9b334a45a8ff 3210 #define CMT_OC_IROL_SHIFT 7
bogdanm 0:9b334a45a8ff 3211 /* MSC Bit Fields */
bogdanm 0:9b334a45a8ff 3212 #define CMT_MSC_MCGEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 3213 #define CMT_MSC_MCGEN_SHIFT 0
bogdanm 0:9b334a45a8ff 3214 #define CMT_MSC_EOCIE_MASK 0x2u
bogdanm 0:9b334a45a8ff 3215 #define CMT_MSC_EOCIE_SHIFT 1
bogdanm 0:9b334a45a8ff 3216 #define CMT_MSC_FSK_MASK 0x4u
bogdanm 0:9b334a45a8ff 3217 #define CMT_MSC_FSK_SHIFT 2
bogdanm 0:9b334a45a8ff 3218 #define CMT_MSC_BASE_MASK 0x8u
bogdanm 0:9b334a45a8ff 3219 #define CMT_MSC_BASE_SHIFT 3
bogdanm 0:9b334a45a8ff 3220 #define CMT_MSC_EXSPC_MASK 0x10u
bogdanm 0:9b334a45a8ff 3221 #define CMT_MSC_EXSPC_SHIFT 4
bogdanm 0:9b334a45a8ff 3222 #define CMT_MSC_CMTDIV_MASK 0x60u
bogdanm 0:9b334a45a8ff 3223 #define CMT_MSC_CMTDIV_SHIFT 5
bogdanm 0:9b334a45a8ff 3224 #define CMT_MSC_CMTDIV(x) (((uint8_t)(((uint8_t)(x))<<CMT_MSC_CMTDIV_SHIFT))&CMT_MSC_CMTDIV_MASK)
bogdanm 0:9b334a45a8ff 3225 #define CMT_MSC_EOCF_MASK 0x80u
bogdanm 0:9b334a45a8ff 3226 #define CMT_MSC_EOCF_SHIFT 7
bogdanm 0:9b334a45a8ff 3227 /* CMD1 Bit Fields */
bogdanm 0:9b334a45a8ff 3228 #define CMT_CMD1_MB_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3229 #define CMT_CMD1_MB_SHIFT 0
bogdanm 0:9b334a45a8ff 3230 #define CMT_CMD1_MB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD1_MB_SHIFT))&CMT_CMD1_MB_MASK)
bogdanm 0:9b334a45a8ff 3231 /* CMD2 Bit Fields */
bogdanm 0:9b334a45a8ff 3232 #define CMT_CMD2_MB_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3233 #define CMT_CMD2_MB_SHIFT 0
bogdanm 0:9b334a45a8ff 3234 #define CMT_CMD2_MB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD2_MB_SHIFT))&CMT_CMD2_MB_MASK)
bogdanm 0:9b334a45a8ff 3235 /* CMD3 Bit Fields */
bogdanm 0:9b334a45a8ff 3236 #define CMT_CMD3_SB_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3237 #define CMT_CMD3_SB_SHIFT 0
bogdanm 0:9b334a45a8ff 3238 #define CMT_CMD3_SB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD3_SB_SHIFT))&CMT_CMD3_SB_MASK)
bogdanm 0:9b334a45a8ff 3239 /* CMD4 Bit Fields */
bogdanm 0:9b334a45a8ff 3240 #define CMT_CMD4_SB_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3241 #define CMT_CMD4_SB_SHIFT 0
bogdanm 0:9b334a45a8ff 3242 #define CMT_CMD4_SB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD4_SB_SHIFT))&CMT_CMD4_SB_MASK)
bogdanm 0:9b334a45a8ff 3243 /* PPS Bit Fields */
bogdanm 0:9b334a45a8ff 3244 #define CMT_PPS_PPSDIV_MASK 0xFu
bogdanm 0:9b334a45a8ff 3245 #define CMT_PPS_PPSDIV_SHIFT 0
bogdanm 0:9b334a45a8ff 3246 #define CMT_PPS_PPSDIV(x) (((uint8_t)(((uint8_t)(x))<<CMT_PPS_PPSDIV_SHIFT))&CMT_PPS_PPSDIV_MASK)
bogdanm 0:9b334a45a8ff 3247 /* DMA Bit Fields */
bogdanm 0:9b334a45a8ff 3248 #define CMT_DMA_DMA_MASK 0x1u
bogdanm 0:9b334a45a8ff 3249 #define CMT_DMA_DMA_SHIFT 0
bogdanm 0:9b334a45a8ff 3250
bogdanm 0:9b334a45a8ff 3251 /*!
bogdanm 0:9b334a45a8ff 3252 * @}
bogdanm 0:9b334a45a8ff 3253 */ /* end of group CMT_Register_Masks */
bogdanm 0:9b334a45a8ff 3254
bogdanm 0:9b334a45a8ff 3255
bogdanm 0:9b334a45a8ff 3256 /* CMT - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 3257 /** Peripheral CMT base address */
bogdanm 0:9b334a45a8ff 3258 #define CMT_BASE (0x40062000u)
bogdanm 0:9b334a45a8ff 3259 /** Peripheral CMT base pointer */
bogdanm 0:9b334a45a8ff 3260 #define CMT ((CMT_Type *)CMT_BASE)
bogdanm 0:9b334a45a8ff 3261 #define CMT_BASE_PTR (CMT)
bogdanm 0:9b334a45a8ff 3262 /** Array initializer of CMT peripheral base addresses */
bogdanm 0:9b334a45a8ff 3263 #define CMT_BASE_ADDRS { CMT_BASE }
bogdanm 0:9b334a45a8ff 3264 /** Array initializer of CMT peripheral base pointers */
bogdanm 0:9b334a45a8ff 3265 #define CMT_BASE_PTRS { CMT }
bogdanm 0:9b334a45a8ff 3266 /** Interrupt vectors for the CMT peripheral type */
bogdanm 0:9b334a45a8ff 3267 #define CMT_IRQS { CMT_IRQn }
bogdanm 0:9b334a45a8ff 3268
bogdanm 0:9b334a45a8ff 3269 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3270 -- CMT - Register accessor macros
bogdanm 0:9b334a45a8ff 3271 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3272
bogdanm 0:9b334a45a8ff 3273 /*!
bogdanm 0:9b334a45a8ff 3274 * @addtogroup CMT_Register_Accessor_Macros CMT - Register accessor macros
bogdanm 0:9b334a45a8ff 3275 * @{
bogdanm 0:9b334a45a8ff 3276 */
bogdanm 0:9b334a45a8ff 3277
bogdanm 0:9b334a45a8ff 3278
bogdanm 0:9b334a45a8ff 3279 /* CMT - Register instance definitions */
bogdanm 0:9b334a45a8ff 3280 /* CMT */
bogdanm 0:9b334a45a8ff 3281 #define CMT_CGH1 CMT_CGH1_REG(CMT)
bogdanm 0:9b334a45a8ff 3282 #define CMT_CGL1 CMT_CGL1_REG(CMT)
bogdanm 0:9b334a45a8ff 3283 #define CMT_CGH2 CMT_CGH2_REG(CMT)
bogdanm 0:9b334a45a8ff 3284 #define CMT_CGL2 CMT_CGL2_REG(CMT)
bogdanm 0:9b334a45a8ff 3285 #define CMT_OC CMT_OC_REG(CMT)
bogdanm 0:9b334a45a8ff 3286 #define CMT_MSC CMT_MSC_REG(CMT)
bogdanm 0:9b334a45a8ff 3287 #define CMT_CMD1 CMT_CMD1_REG(CMT)
bogdanm 0:9b334a45a8ff 3288 #define CMT_CMD2 CMT_CMD2_REG(CMT)
bogdanm 0:9b334a45a8ff 3289 #define CMT_CMD3 CMT_CMD3_REG(CMT)
bogdanm 0:9b334a45a8ff 3290 #define CMT_CMD4 CMT_CMD4_REG(CMT)
bogdanm 0:9b334a45a8ff 3291 #define CMT_PPS CMT_PPS_REG(CMT)
bogdanm 0:9b334a45a8ff 3292 #define CMT_DMA CMT_DMA_REG(CMT)
bogdanm 0:9b334a45a8ff 3293
bogdanm 0:9b334a45a8ff 3294 /*!
bogdanm 0:9b334a45a8ff 3295 * @}
bogdanm 0:9b334a45a8ff 3296 */ /* end of group CMT_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 3297
bogdanm 0:9b334a45a8ff 3298
bogdanm 0:9b334a45a8ff 3299 /*!
bogdanm 0:9b334a45a8ff 3300 * @}
bogdanm 0:9b334a45a8ff 3301 */ /* end of group CMT_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 3302
bogdanm 0:9b334a45a8ff 3303
bogdanm 0:9b334a45a8ff 3304 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3305 -- CRC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3306 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3307
bogdanm 0:9b334a45a8ff 3308 /*!
bogdanm 0:9b334a45a8ff 3309 * @addtogroup CRC_Peripheral_Access_Layer CRC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3310 * @{
bogdanm 0:9b334a45a8ff 3311 */
bogdanm 0:9b334a45a8ff 3312
bogdanm 0:9b334a45a8ff 3313 /** CRC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 3314 typedef struct {
bogdanm 0:9b334a45a8ff 3315 union { /* offset: 0x0 */
bogdanm 0:9b334a45a8ff 3316 struct { /* offset: 0x0 */
bogdanm 0:9b334a45a8ff 3317 __IO uint16_t DATAL; /**< CRC_DATAL register., offset: 0x0 */
bogdanm 0:9b334a45a8ff 3318 __IO uint16_t DATAH; /**< CRC_DATAH register., offset: 0x2 */
bogdanm 0:9b334a45a8ff 3319 } ACCESS16BIT;
bogdanm 0:9b334a45a8ff 3320 __IO uint32_t DATA; /**< CRC Data register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 3321 struct { /* offset: 0x0 */
bogdanm 0:9b334a45a8ff 3322 __IO uint8_t DATALL; /**< CRC_DATALL register., offset: 0x0 */
bogdanm 0:9b334a45a8ff 3323 __IO uint8_t DATALU; /**< CRC_DATALU register., offset: 0x1 */
bogdanm 0:9b334a45a8ff 3324 __IO uint8_t DATAHL; /**< CRC_DATAHL register., offset: 0x2 */
bogdanm 0:9b334a45a8ff 3325 __IO uint8_t DATAHU; /**< CRC_DATAHU register., offset: 0x3 */
bogdanm 0:9b334a45a8ff 3326 } ACCESS8BIT;
bogdanm 0:9b334a45a8ff 3327 };
bogdanm 0:9b334a45a8ff 3328 union { /* offset: 0x4 */
bogdanm 0:9b334a45a8ff 3329 struct { /* offset: 0x4 */
bogdanm 0:9b334a45a8ff 3330 __IO uint16_t GPOLYL; /**< CRC_GPOLYL register., offset: 0x4 */
bogdanm 0:9b334a45a8ff 3331 __IO uint16_t GPOLYH; /**< CRC_GPOLYH register., offset: 0x6 */
bogdanm 0:9b334a45a8ff 3332 } GPOLY_ACCESS16BIT;
bogdanm 0:9b334a45a8ff 3333 __IO uint32_t GPOLY; /**< CRC Polynomial register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 3334 struct { /* offset: 0x4 */
bogdanm 0:9b334a45a8ff 3335 __IO uint8_t GPOLYLL; /**< CRC_GPOLYLL register., offset: 0x4 */
bogdanm 0:9b334a45a8ff 3336 __IO uint8_t GPOLYLU; /**< CRC_GPOLYLU register., offset: 0x5 */
bogdanm 0:9b334a45a8ff 3337 __IO uint8_t GPOLYHL; /**< CRC_GPOLYHL register., offset: 0x6 */
bogdanm 0:9b334a45a8ff 3338 __IO uint8_t GPOLYHU; /**< CRC_GPOLYHU register., offset: 0x7 */
bogdanm 0:9b334a45a8ff 3339 } GPOLY_ACCESS8BIT;
bogdanm 0:9b334a45a8ff 3340 };
bogdanm 0:9b334a45a8ff 3341 union { /* offset: 0x8 */
bogdanm 0:9b334a45a8ff 3342 __IO uint32_t CTRL; /**< CRC Control register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 3343 struct { /* offset: 0x8 */
bogdanm 0:9b334a45a8ff 3344 uint8_t RESERVED_0[3];
bogdanm 0:9b334a45a8ff 3345 __IO uint8_t CTRLHU; /**< CRC_CTRLHU register., offset: 0xB */
bogdanm 0:9b334a45a8ff 3346 } CTRL_ACCESS8BIT;
bogdanm 0:9b334a45a8ff 3347 };
bogdanm 0:9b334a45a8ff 3348 } CRC_Type, *CRC_MemMapPtr;
bogdanm 0:9b334a45a8ff 3349
bogdanm 0:9b334a45a8ff 3350 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3351 -- CRC - Register accessor macros
bogdanm 0:9b334a45a8ff 3352 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3353
bogdanm 0:9b334a45a8ff 3354 /*!
bogdanm 0:9b334a45a8ff 3355 * @addtogroup CRC_Register_Accessor_Macros CRC - Register accessor macros
bogdanm 0:9b334a45a8ff 3356 * @{
bogdanm 0:9b334a45a8ff 3357 */
bogdanm 0:9b334a45a8ff 3358
bogdanm 0:9b334a45a8ff 3359
bogdanm 0:9b334a45a8ff 3360 /* CRC - Register accessors */
bogdanm 0:9b334a45a8ff 3361 #define CRC_DATAL_REG(base) ((base)->ACCESS16BIT.DATAL)
bogdanm 0:9b334a45a8ff 3362 #define CRC_DATAH_REG(base) ((base)->ACCESS16BIT.DATAH)
bogdanm 0:9b334a45a8ff 3363 #define CRC_DATA_REG(base) ((base)->DATA)
bogdanm 0:9b334a45a8ff 3364 #define CRC_DATALL_REG(base) ((base)->ACCESS8BIT.DATALL)
bogdanm 0:9b334a45a8ff 3365 #define CRC_DATALU_REG(base) ((base)->ACCESS8BIT.DATALU)
bogdanm 0:9b334a45a8ff 3366 #define CRC_DATAHL_REG(base) ((base)->ACCESS8BIT.DATAHL)
bogdanm 0:9b334a45a8ff 3367 #define CRC_DATAHU_REG(base) ((base)->ACCESS8BIT.DATAHU)
bogdanm 0:9b334a45a8ff 3368 #define CRC_GPOLYL_REG(base) ((base)->GPOLY_ACCESS16BIT.GPOLYL)
bogdanm 0:9b334a45a8ff 3369 #define CRC_GPOLYH_REG(base) ((base)->GPOLY_ACCESS16BIT.GPOLYH)
bogdanm 0:9b334a45a8ff 3370 #define CRC_GPOLY_REG(base) ((base)->GPOLY)
bogdanm 0:9b334a45a8ff 3371 #define CRC_GPOLYLL_REG(base) ((base)->GPOLY_ACCESS8BIT.GPOLYLL)
bogdanm 0:9b334a45a8ff 3372 #define CRC_GPOLYLU_REG(base) ((base)->GPOLY_ACCESS8BIT.GPOLYLU)
bogdanm 0:9b334a45a8ff 3373 #define CRC_GPOLYHL_REG(base) ((base)->GPOLY_ACCESS8BIT.GPOLYHL)
bogdanm 0:9b334a45a8ff 3374 #define CRC_GPOLYHU_REG(base) ((base)->GPOLY_ACCESS8BIT.GPOLYHU)
bogdanm 0:9b334a45a8ff 3375 #define CRC_CTRL_REG(base) ((base)->CTRL)
bogdanm 0:9b334a45a8ff 3376 #define CRC_CTRLHU_REG(base) ((base)->CTRL_ACCESS8BIT.CTRLHU)
bogdanm 0:9b334a45a8ff 3377
bogdanm 0:9b334a45a8ff 3378 /*!
bogdanm 0:9b334a45a8ff 3379 * @}
bogdanm 0:9b334a45a8ff 3380 */ /* end of group CRC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 3381
bogdanm 0:9b334a45a8ff 3382
bogdanm 0:9b334a45a8ff 3383 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3384 -- CRC Register Masks
bogdanm 0:9b334a45a8ff 3385 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3386
bogdanm 0:9b334a45a8ff 3387 /*!
bogdanm 0:9b334a45a8ff 3388 * @addtogroup CRC_Register_Masks CRC Register Masks
bogdanm 0:9b334a45a8ff 3389 * @{
bogdanm 0:9b334a45a8ff 3390 */
bogdanm 0:9b334a45a8ff 3391
bogdanm 0:9b334a45a8ff 3392 /* DATAL Bit Fields */
bogdanm 0:9b334a45a8ff 3393 #define CRC_DATAL_DATAL_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 3394 #define CRC_DATAL_DATAL_SHIFT 0
bogdanm 0:9b334a45a8ff 3395 #define CRC_DATAL_DATAL(x) (((uint16_t)(((uint16_t)(x))<<CRC_DATAL_DATAL_SHIFT))&CRC_DATAL_DATAL_MASK)
bogdanm 0:9b334a45a8ff 3396 /* DATAH Bit Fields */
bogdanm 0:9b334a45a8ff 3397 #define CRC_DATAH_DATAH_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 3398 #define CRC_DATAH_DATAH_SHIFT 0
bogdanm 0:9b334a45a8ff 3399 #define CRC_DATAH_DATAH(x) (((uint16_t)(((uint16_t)(x))<<CRC_DATAH_DATAH_SHIFT))&CRC_DATAH_DATAH_MASK)
bogdanm 0:9b334a45a8ff 3400 /* DATA Bit Fields */
bogdanm 0:9b334a45a8ff 3401 #define CRC_DATA_LL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3402 #define CRC_DATA_LL_SHIFT 0
bogdanm 0:9b334a45a8ff 3403 #define CRC_DATA_LL(x) (((uint32_t)(((uint32_t)(x))<<CRC_DATA_LL_SHIFT))&CRC_DATA_LL_MASK)
bogdanm 0:9b334a45a8ff 3404 #define CRC_DATA_LU_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 3405 #define CRC_DATA_LU_SHIFT 8
bogdanm 0:9b334a45a8ff 3406 #define CRC_DATA_LU(x) (((uint32_t)(((uint32_t)(x))<<CRC_DATA_LU_SHIFT))&CRC_DATA_LU_MASK)
bogdanm 0:9b334a45a8ff 3407 #define CRC_DATA_HL_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 3408 #define CRC_DATA_HL_SHIFT 16
bogdanm 0:9b334a45a8ff 3409 #define CRC_DATA_HL(x) (((uint32_t)(((uint32_t)(x))<<CRC_DATA_HL_SHIFT))&CRC_DATA_HL_MASK)
bogdanm 0:9b334a45a8ff 3410 #define CRC_DATA_HU_MASK 0xFF000000u
bogdanm 0:9b334a45a8ff 3411 #define CRC_DATA_HU_SHIFT 24
bogdanm 0:9b334a45a8ff 3412 #define CRC_DATA_HU(x) (((uint32_t)(((uint32_t)(x))<<CRC_DATA_HU_SHIFT))&CRC_DATA_HU_MASK)
bogdanm 0:9b334a45a8ff 3413 /* DATALL Bit Fields */
bogdanm 0:9b334a45a8ff 3414 #define CRC_DATALL_DATALL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3415 #define CRC_DATALL_DATALL_SHIFT 0
bogdanm 0:9b334a45a8ff 3416 #define CRC_DATALL_DATALL(x) (((uint8_t)(((uint8_t)(x))<<CRC_DATALL_DATALL_SHIFT))&CRC_DATALL_DATALL_MASK)
bogdanm 0:9b334a45a8ff 3417 /* DATALU Bit Fields */
bogdanm 0:9b334a45a8ff 3418 #define CRC_DATALU_DATALU_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3419 #define CRC_DATALU_DATALU_SHIFT 0
bogdanm 0:9b334a45a8ff 3420 #define CRC_DATALU_DATALU(x) (((uint8_t)(((uint8_t)(x))<<CRC_DATALU_DATALU_SHIFT))&CRC_DATALU_DATALU_MASK)
bogdanm 0:9b334a45a8ff 3421 /* DATAHL Bit Fields */
bogdanm 0:9b334a45a8ff 3422 #define CRC_DATAHL_DATAHL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3423 #define CRC_DATAHL_DATAHL_SHIFT 0
bogdanm 0:9b334a45a8ff 3424 #define CRC_DATAHL_DATAHL(x) (((uint8_t)(((uint8_t)(x))<<CRC_DATAHL_DATAHL_SHIFT))&CRC_DATAHL_DATAHL_MASK)
bogdanm 0:9b334a45a8ff 3425 /* DATAHU Bit Fields */
bogdanm 0:9b334a45a8ff 3426 #define CRC_DATAHU_DATAHU_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3427 #define CRC_DATAHU_DATAHU_SHIFT 0
bogdanm 0:9b334a45a8ff 3428 #define CRC_DATAHU_DATAHU(x) (((uint8_t)(((uint8_t)(x))<<CRC_DATAHU_DATAHU_SHIFT))&CRC_DATAHU_DATAHU_MASK)
bogdanm 0:9b334a45a8ff 3429 /* GPOLYL Bit Fields */
bogdanm 0:9b334a45a8ff 3430 #define CRC_GPOLYL_GPOLYL_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 3431 #define CRC_GPOLYL_GPOLYL_SHIFT 0
bogdanm 0:9b334a45a8ff 3432 #define CRC_GPOLYL_GPOLYL(x) (((uint16_t)(((uint16_t)(x))<<CRC_GPOLYL_GPOLYL_SHIFT))&CRC_GPOLYL_GPOLYL_MASK)
bogdanm 0:9b334a45a8ff 3433 /* GPOLYH Bit Fields */
bogdanm 0:9b334a45a8ff 3434 #define CRC_GPOLYH_GPOLYH_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 3435 #define CRC_GPOLYH_GPOLYH_SHIFT 0
bogdanm 0:9b334a45a8ff 3436 #define CRC_GPOLYH_GPOLYH(x) (((uint16_t)(((uint16_t)(x))<<CRC_GPOLYH_GPOLYH_SHIFT))&CRC_GPOLYH_GPOLYH_MASK)
bogdanm 0:9b334a45a8ff 3437 /* GPOLY Bit Fields */
bogdanm 0:9b334a45a8ff 3438 #define CRC_GPOLY_LOW_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 3439 #define CRC_GPOLY_LOW_SHIFT 0
bogdanm 0:9b334a45a8ff 3440 #define CRC_GPOLY_LOW(x) (((uint32_t)(((uint32_t)(x))<<CRC_GPOLY_LOW_SHIFT))&CRC_GPOLY_LOW_MASK)
bogdanm 0:9b334a45a8ff 3441 #define CRC_GPOLY_HIGH_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 3442 #define CRC_GPOLY_HIGH_SHIFT 16
bogdanm 0:9b334a45a8ff 3443 #define CRC_GPOLY_HIGH(x) (((uint32_t)(((uint32_t)(x))<<CRC_GPOLY_HIGH_SHIFT))&CRC_GPOLY_HIGH_MASK)
bogdanm 0:9b334a45a8ff 3444 /* GPOLYLL Bit Fields */
bogdanm 0:9b334a45a8ff 3445 #define CRC_GPOLYLL_GPOLYLL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3446 #define CRC_GPOLYLL_GPOLYLL_SHIFT 0
bogdanm 0:9b334a45a8ff 3447 #define CRC_GPOLYLL_GPOLYLL(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYLL_GPOLYLL_SHIFT))&CRC_GPOLYLL_GPOLYLL_MASK)
bogdanm 0:9b334a45a8ff 3448 /* GPOLYLU Bit Fields */
bogdanm 0:9b334a45a8ff 3449 #define CRC_GPOLYLU_GPOLYLU_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3450 #define CRC_GPOLYLU_GPOLYLU_SHIFT 0
bogdanm 0:9b334a45a8ff 3451 #define CRC_GPOLYLU_GPOLYLU(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYLU_GPOLYLU_SHIFT))&CRC_GPOLYLU_GPOLYLU_MASK)
bogdanm 0:9b334a45a8ff 3452 /* GPOLYHL Bit Fields */
bogdanm 0:9b334a45a8ff 3453 #define CRC_GPOLYHL_GPOLYHL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3454 #define CRC_GPOLYHL_GPOLYHL_SHIFT 0
bogdanm 0:9b334a45a8ff 3455 #define CRC_GPOLYHL_GPOLYHL(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYHL_GPOLYHL_SHIFT))&CRC_GPOLYHL_GPOLYHL_MASK)
bogdanm 0:9b334a45a8ff 3456 /* GPOLYHU Bit Fields */
bogdanm 0:9b334a45a8ff 3457 #define CRC_GPOLYHU_GPOLYHU_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3458 #define CRC_GPOLYHU_GPOLYHU_SHIFT 0
bogdanm 0:9b334a45a8ff 3459 #define CRC_GPOLYHU_GPOLYHU(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYHU_GPOLYHU_SHIFT))&CRC_GPOLYHU_GPOLYHU_MASK)
bogdanm 0:9b334a45a8ff 3460 /* CTRL Bit Fields */
bogdanm 0:9b334a45a8ff 3461 #define CRC_CTRL_TCRC_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 3462 #define CRC_CTRL_TCRC_SHIFT 24
bogdanm 0:9b334a45a8ff 3463 #define CRC_CTRL_WAS_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 3464 #define CRC_CTRL_WAS_SHIFT 25
bogdanm 0:9b334a45a8ff 3465 #define CRC_CTRL_FXOR_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 3466 #define CRC_CTRL_FXOR_SHIFT 26
bogdanm 0:9b334a45a8ff 3467 #define CRC_CTRL_TOTR_MASK 0x30000000u
bogdanm 0:9b334a45a8ff 3468 #define CRC_CTRL_TOTR_SHIFT 28
bogdanm 0:9b334a45a8ff 3469 #define CRC_CTRL_TOTR(x) (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_TOTR_SHIFT))&CRC_CTRL_TOTR_MASK)
bogdanm 0:9b334a45a8ff 3470 #define CRC_CTRL_TOT_MASK 0xC0000000u
bogdanm 0:9b334a45a8ff 3471 #define CRC_CTRL_TOT_SHIFT 30
bogdanm 0:9b334a45a8ff 3472 #define CRC_CTRL_TOT(x) (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_TOT_SHIFT))&CRC_CTRL_TOT_MASK)
bogdanm 0:9b334a45a8ff 3473 /* CTRLHU Bit Fields */
bogdanm 0:9b334a45a8ff 3474 #define CRC_CTRLHU_TCRC_MASK 0x1u
bogdanm 0:9b334a45a8ff 3475 #define CRC_CTRLHU_TCRC_SHIFT 0
bogdanm 0:9b334a45a8ff 3476 #define CRC_CTRLHU_WAS_MASK 0x2u
bogdanm 0:9b334a45a8ff 3477 #define CRC_CTRLHU_WAS_SHIFT 1
bogdanm 0:9b334a45a8ff 3478 #define CRC_CTRLHU_FXOR_MASK 0x4u
bogdanm 0:9b334a45a8ff 3479 #define CRC_CTRLHU_FXOR_SHIFT 2
bogdanm 0:9b334a45a8ff 3480 #define CRC_CTRLHU_TOTR_MASK 0x30u
bogdanm 0:9b334a45a8ff 3481 #define CRC_CTRLHU_TOTR_SHIFT 4
bogdanm 0:9b334a45a8ff 3482 #define CRC_CTRLHU_TOTR(x) (((uint8_t)(((uint8_t)(x))<<CRC_CTRLHU_TOTR_SHIFT))&CRC_CTRLHU_TOTR_MASK)
bogdanm 0:9b334a45a8ff 3483 #define CRC_CTRLHU_TOT_MASK 0xC0u
bogdanm 0:9b334a45a8ff 3484 #define CRC_CTRLHU_TOT_SHIFT 6
bogdanm 0:9b334a45a8ff 3485 #define CRC_CTRLHU_TOT(x) (((uint8_t)(((uint8_t)(x))<<CRC_CTRLHU_TOT_SHIFT))&CRC_CTRLHU_TOT_MASK)
bogdanm 0:9b334a45a8ff 3486
bogdanm 0:9b334a45a8ff 3487 /*!
bogdanm 0:9b334a45a8ff 3488 * @}
bogdanm 0:9b334a45a8ff 3489 */ /* end of group CRC_Register_Masks */
bogdanm 0:9b334a45a8ff 3490
bogdanm 0:9b334a45a8ff 3491
bogdanm 0:9b334a45a8ff 3492 /* CRC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 3493 /** Peripheral CRC base address */
bogdanm 0:9b334a45a8ff 3494 #define CRC_BASE (0x40032000u)
bogdanm 0:9b334a45a8ff 3495 /** Peripheral CRC base pointer */
bogdanm 0:9b334a45a8ff 3496 #define CRC0 ((CRC_Type *)CRC_BASE)
bogdanm 0:9b334a45a8ff 3497 #define CRC_BASE_PTR (CRC0)
bogdanm 0:9b334a45a8ff 3498 /** Array initializer of CRC peripheral base addresses */
bogdanm 0:9b334a45a8ff 3499 #define CRC_BASE_ADDRS { CRC_BASE }
bogdanm 0:9b334a45a8ff 3500 /** Array initializer of CRC peripheral base pointers */
bogdanm 0:9b334a45a8ff 3501 #define CRC_BASE_PTRS { CRC0 }
bogdanm 0:9b334a45a8ff 3502
bogdanm 0:9b334a45a8ff 3503 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3504 -- CRC - Register accessor macros
bogdanm 0:9b334a45a8ff 3505 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3506
bogdanm 0:9b334a45a8ff 3507 /*!
bogdanm 0:9b334a45a8ff 3508 * @addtogroup CRC_Register_Accessor_Macros CRC - Register accessor macros
bogdanm 0:9b334a45a8ff 3509 * @{
bogdanm 0:9b334a45a8ff 3510 */
bogdanm 0:9b334a45a8ff 3511
bogdanm 0:9b334a45a8ff 3512
bogdanm 0:9b334a45a8ff 3513 /* CRC - Register instance definitions */
bogdanm 0:9b334a45a8ff 3514 /* CRC */
bogdanm 0:9b334a45a8ff 3515 #define CRC_DATA CRC_DATA_REG(CRC0)
bogdanm 0:9b334a45a8ff 3516 #define CRC_DATAL CRC_DATAL_REG(CRC0)
bogdanm 0:9b334a45a8ff 3517 #define CRC_DATALL CRC_DATALL_REG(CRC0)
bogdanm 0:9b334a45a8ff 3518 #define CRC_DATALU CRC_DATALU_REG(CRC0)
bogdanm 0:9b334a45a8ff 3519 #define CRC_DATAH CRC_DATAH_REG(CRC0)
bogdanm 0:9b334a45a8ff 3520 #define CRC_DATAHL CRC_DATAHL_REG(CRC0)
bogdanm 0:9b334a45a8ff 3521 #define CRC_DATAHU CRC_DATAHU_REG(CRC0)
bogdanm 0:9b334a45a8ff 3522 #define CRC_GPOLY CRC_GPOLY_REG(CRC0)
bogdanm 0:9b334a45a8ff 3523 #define CRC_GPOLYL CRC_GPOLYL_REG(CRC0)
bogdanm 0:9b334a45a8ff 3524 #define CRC_GPOLYLL CRC_GPOLYLL_REG(CRC0)
bogdanm 0:9b334a45a8ff 3525 #define CRC_GPOLYLU CRC_GPOLYLU_REG(CRC0)
bogdanm 0:9b334a45a8ff 3526 #define CRC_GPOLYH CRC_GPOLYH_REG(CRC0)
bogdanm 0:9b334a45a8ff 3527 #define CRC_GPOLYHL CRC_GPOLYHL_REG(CRC0)
bogdanm 0:9b334a45a8ff 3528 #define CRC_GPOLYHU CRC_GPOLYHU_REG(CRC0)
bogdanm 0:9b334a45a8ff 3529 #define CRC_CTRL CRC_CTRL_REG(CRC0)
bogdanm 0:9b334a45a8ff 3530 #define CRC_CTRLHU CRC_CTRLHU_REG(CRC0)
bogdanm 0:9b334a45a8ff 3531
bogdanm 0:9b334a45a8ff 3532 /*!
bogdanm 0:9b334a45a8ff 3533 * @}
bogdanm 0:9b334a45a8ff 3534 */ /* end of group CRC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 3535
bogdanm 0:9b334a45a8ff 3536
bogdanm 0:9b334a45a8ff 3537 /*!
bogdanm 0:9b334a45a8ff 3538 * @}
bogdanm 0:9b334a45a8ff 3539 */ /* end of group CRC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 3540
bogdanm 0:9b334a45a8ff 3541
bogdanm 0:9b334a45a8ff 3542 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3543 -- DAC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3544 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3545
bogdanm 0:9b334a45a8ff 3546 /*!
bogdanm 0:9b334a45a8ff 3547 * @addtogroup DAC_Peripheral_Access_Layer DAC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3548 * @{
bogdanm 0:9b334a45a8ff 3549 */
bogdanm 0:9b334a45a8ff 3550
bogdanm 0:9b334a45a8ff 3551 /** DAC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 3552 typedef struct {
bogdanm 0:9b334a45a8ff 3553 struct { /* offset: 0x0, array step: 0x2 */
bogdanm 0:9b334a45a8ff 3554 __IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
bogdanm 0:9b334a45a8ff 3555 __IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
bogdanm 0:9b334a45a8ff 3556 } DAT[16];
bogdanm 0:9b334a45a8ff 3557 __IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
bogdanm 0:9b334a45a8ff 3558 __IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
bogdanm 0:9b334a45a8ff 3559 __IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
bogdanm 0:9b334a45a8ff 3560 __IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
bogdanm 0:9b334a45a8ff 3561 } DAC_Type, *DAC_MemMapPtr;
bogdanm 0:9b334a45a8ff 3562
bogdanm 0:9b334a45a8ff 3563 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3564 -- DAC - Register accessor macros
bogdanm 0:9b334a45a8ff 3565 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3566
bogdanm 0:9b334a45a8ff 3567 /*!
bogdanm 0:9b334a45a8ff 3568 * @addtogroup DAC_Register_Accessor_Macros DAC - Register accessor macros
bogdanm 0:9b334a45a8ff 3569 * @{
bogdanm 0:9b334a45a8ff 3570 */
bogdanm 0:9b334a45a8ff 3571
bogdanm 0:9b334a45a8ff 3572
bogdanm 0:9b334a45a8ff 3573 /* DAC - Register accessors */
bogdanm 0:9b334a45a8ff 3574 #define DAC_DATL_REG(base,index) ((base)->DAT[index].DATL)
bogdanm 0:9b334a45a8ff 3575 #define DAC_DATH_REG(base,index) ((base)->DAT[index].DATH)
bogdanm 0:9b334a45a8ff 3576 #define DAC_SR_REG(base) ((base)->SR)
bogdanm 0:9b334a45a8ff 3577 #define DAC_C0_REG(base) ((base)->C0)
bogdanm 0:9b334a45a8ff 3578 #define DAC_C1_REG(base) ((base)->C1)
bogdanm 0:9b334a45a8ff 3579 #define DAC_C2_REG(base) ((base)->C2)
bogdanm 0:9b334a45a8ff 3580
bogdanm 0:9b334a45a8ff 3581 /*!
bogdanm 0:9b334a45a8ff 3582 * @}
bogdanm 0:9b334a45a8ff 3583 */ /* end of group DAC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 3584
bogdanm 0:9b334a45a8ff 3585
bogdanm 0:9b334a45a8ff 3586 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3587 -- DAC Register Masks
bogdanm 0:9b334a45a8ff 3588 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3589
bogdanm 0:9b334a45a8ff 3590 /*!
bogdanm 0:9b334a45a8ff 3591 * @addtogroup DAC_Register_Masks DAC Register Masks
bogdanm 0:9b334a45a8ff 3592 * @{
bogdanm 0:9b334a45a8ff 3593 */
bogdanm 0:9b334a45a8ff 3594
bogdanm 0:9b334a45a8ff 3595 /* DATL Bit Fields */
bogdanm 0:9b334a45a8ff 3596 #define DAC_DATL_DATA0_MASK 0xFFu
bogdanm 0:9b334a45a8ff 3597 #define DAC_DATL_DATA0_SHIFT 0
bogdanm 0:9b334a45a8ff 3598 #define DAC_DATL_DATA0(x) (((uint8_t)(((uint8_t)(x))<<DAC_DATL_DATA0_SHIFT))&DAC_DATL_DATA0_MASK)
bogdanm 0:9b334a45a8ff 3599 /* DATH Bit Fields */
bogdanm 0:9b334a45a8ff 3600 #define DAC_DATH_DATA1_MASK 0xFu
bogdanm 0:9b334a45a8ff 3601 #define DAC_DATH_DATA1_SHIFT 0
bogdanm 0:9b334a45a8ff 3602 #define DAC_DATH_DATA1(x) (((uint8_t)(((uint8_t)(x))<<DAC_DATH_DATA1_SHIFT))&DAC_DATH_DATA1_MASK)
bogdanm 0:9b334a45a8ff 3603 /* SR Bit Fields */
bogdanm 0:9b334a45a8ff 3604 #define DAC_SR_DACBFRPBF_MASK 0x1u
bogdanm 0:9b334a45a8ff 3605 #define DAC_SR_DACBFRPBF_SHIFT 0
bogdanm 0:9b334a45a8ff 3606 #define DAC_SR_DACBFRPTF_MASK 0x2u
bogdanm 0:9b334a45a8ff 3607 #define DAC_SR_DACBFRPTF_SHIFT 1
bogdanm 0:9b334a45a8ff 3608 #define DAC_SR_DACBFWMF_MASK 0x4u
bogdanm 0:9b334a45a8ff 3609 #define DAC_SR_DACBFWMF_SHIFT 2
bogdanm 0:9b334a45a8ff 3610 /* C0 Bit Fields */
bogdanm 0:9b334a45a8ff 3611 #define DAC_C0_DACBBIEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 3612 #define DAC_C0_DACBBIEN_SHIFT 0
bogdanm 0:9b334a45a8ff 3613 #define DAC_C0_DACBTIEN_MASK 0x2u
bogdanm 0:9b334a45a8ff 3614 #define DAC_C0_DACBTIEN_SHIFT 1
bogdanm 0:9b334a45a8ff 3615 #define DAC_C0_DACBWIEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 3616 #define DAC_C0_DACBWIEN_SHIFT 2
bogdanm 0:9b334a45a8ff 3617 #define DAC_C0_LPEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 3618 #define DAC_C0_LPEN_SHIFT 3
bogdanm 0:9b334a45a8ff 3619 #define DAC_C0_DACSWTRG_MASK 0x10u
bogdanm 0:9b334a45a8ff 3620 #define DAC_C0_DACSWTRG_SHIFT 4
bogdanm 0:9b334a45a8ff 3621 #define DAC_C0_DACTRGSEL_MASK 0x20u
bogdanm 0:9b334a45a8ff 3622 #define DAC_C0_DACTRGSEL_SHIFT 5
bogdanm 0:9b334a45a8ff 3623 #define DAC_C0_DACRFS_MASK 0x40u
bogdanm 0:9b334a45a8ff 3624 #define DAC_C0_DACRFS_SHIFT 6
bogdanm 0:9b334a45a8ff 3625 #define DAC_C0_DACEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 3626 #define DAC_C0_DACEN_SHIFT 7
bogdanm 0:9b334a45a8ff 3627 /* C1 Bit Fields */
bogdanm 0:9b334a45a8ff 3628 #define DAC_C1_DACBFEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 3629 #define DAC_C1_DACBFEN_SHIFT 0
bogdanm 0:9b334a45a8ff 3630 #define DAC_C1_DACBFMD_MASK 0x6u
bogdanm 0:9b334a45a8ff 3631 #define DAC_C1_DACBFMD_SHIFT 1
bogdanm 0:9b334a45a8ff 3632 #define DAC_C1_DACBFMD(x) (((uint8_t)(((uint8_t)(x))<<DAC_C1_DACBFMD_SHIFT))&DAC_C1_DACBFMD_MASK)
bogdanm 0:9b334a45a8ff 3633 #define DAC_C1_DACBFWM_MASK 0x18u
bogdanm 0:9b334a45a8ff 3634 #define DAC_C1_DACBFWM_SHIFT 3
bogdanm 0:9b334a45a8ff 3635 #define DAC_C1_DACBFWM(x) (((uint8_t)(((uint8_t)(x))<<DAC_C1_DACBFWM_SHIFT))&DAC_C1_DACBFWM_MASK)
bogdanm 0:9b334a45a8ff 3636 #define DAC_C1_DMAEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 3637 #define DAC_C1_DMAEN_SHIFT 7
bogdanm 0:9b334a45a8ff 3638 /* C2 Bit Fields */
bogdanm 0:9b334a45a8ff 3639 #define DAC_C2_DACBFUP_MASK 0xFu
bogdanm 0:9b334a45a8ff 3640 #define DAC_C2_DACBFUP_SHIFT 0
bogdanm 0:9b334a45a8ff 3641 #define DAC_C2_DACBFUP(x) (((uint8_t)(((uint8_t)(x))<<DAC_C2_DACBFUP_SHIFT))&DAC_C2_DACBFUP_MASK)
bogdanm 0:9b334a45a8ff 3642 #define DAC_C2_DACBFRP_MASK 0xF0u
bogdanm 0:9b334a45a8ff 3643 #define DAC_C2_DACBFRP_SHIFT 4
bogdanm 0:9b334a45a8ff 3644 #define DAC_C2_DACBFRP(x) (((uint8_t)(((uint8_t)(x))<<DAC_C2_DACBFRP_SHIFT))&DAC_C2_DACBFRP_MASK)
bogdanm 0:9b334a45a8ff 3645
bogdanm 0:9b334a45a8ff 3646 /*!
bogdanm 0:9b334a45a8ff 3647 * @}
bogdanm 0:9b334a45a8ff 3648 */ /* end of group DAC_Register_Masks */
bogdanm 0:9b334a45a8ff 3649
bogdanm 0:9b334a45a8ff 3650
bogdanm 0:9b334a45a8ff 3651 /* DAC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 3652 /** Peripheral DAC0 base address */
bogdanm 0:9b334a45a8ff 3653 #define DAC0_BASE (0x400CC000u)
bogdanm 0:9b334a45a8ff 3654 /** Peripheral DAC0 base pointer */
bogdanm 0:9b334a45a8ff 3655 #define DAC0 ((DAC_Type *)DAC0_BASE)
bogdanm 0:9b334a45a8ff 3656 #define DAC0_BASE_PTR (DAC0)
bogdanm 0:9b334a45a8ff 3657 /** Peripheral DAC1 base address */
bogdanm 0:9b334a45a8ff 3658 #define DAC1_BASE (0x400CD000u)
bogdanm 0:9b334a45a8ff 3659 /** Peripheral DAC1 base pointer */
bogdanm 0:9b334a45a8ff 3660 #define DAC1 ((DAC_Type *)DAC1_BASE)
bogdanm 0:9b334a45a8ff 3661 #define DAC1_BASE_PTR (DAC1)
bogdanm 0:9b334a45a8ff 3662 /** Array initializer of DAC peripheral base addresses */
bogdanm 0:9b334a45a8ff 3663 #define DAC_BASE_ADDRS { DAC0_BASE, DAC1_BASE }
bogdanm 0:9b334a45a8ff 3664 /** Array initializer of DAC peripheral base pointers */
bogdanm 0:9b334a45a8ff 3665 #define DAC_BASE_PTRS { DAC0, DAC1 }
bogdanm 0:9b334a45a8ff 3666 /** Interrupt vectors for the DAC peripheral type */
bogdanm 0:9b334a45a8ff 3667 #define DAC_IRQS { DAC0_IRQn, DAC1_IRQn }
bogdanm 0:9b334a45a8ff 3668
bogdanm 0:9b334a45a8ff 3669 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3670 -- DAC - Register accessor macros
bogdanm 0:9b334a45a8ff 3671 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3672
bogdanm 0:9b334a45a8ff 3673 /*!
bogdanm 0:9b334a45a8ff 3674 * @addtogroup DAC_Register_Accessor_Macros DAC - Register accessor macros
bogdanm 0:9b334a45a8ff 3675 * @{
bogdanm 0:9b334a45a8ff 3676 */
bogdanm 0:9b334a45a8ff 3677
bogdanm 0:9b334a45a8ff 3678
bogdanm 0:9b334a45a8ff 3679 /* DAC - Register instance definitions */
bogdanm 0:9b334a45a8ff 3680 /* DAC0 */
bogdanm 0:9b334a45a8ff 3681 #define DAC0_DAT0L DAC_DATL_REG(DAC0,0)
bogdanm 0:9b334a45a8ff 3682 #define DAC0_DAT0H DAC_DATH_REG(DAC0,0)
bogdanm 0:9b334a45a8ff 3683 #define DAC0_DAT1L DAC_DATL_REG(DAC0,1)
bogdanm 0:9b334a45a8ff 3684 #define DAC0_DAT1H DAC_DATH_REG(DAC0,1)
bogdanm 0:9b334a45a8ff 3685 #define DAC0_DAT2L DAC_DATL_REG(DAC0,2)
bogdanm 0:9b334a45a8ff 3686 #define DAC0_DAT2H DAC_DATH_REG(DAC0,2)
bogdanm 0:9b334a45a8ff 3687 #define DAC0_DAT3L DAC_DATL_REG(DAC0,3)
bogdanm 0:9b334a45a8ff 3688 #define DAC0_DAT3H DAC_DATH_REG(DAC0,3)
bogdanm 0:9b334a45a8ff 3689 #define DAC0_DAT4L DAC_DATL_REG(DAC0,4)
bogdanm 0:9b334a45a8ff 3690 #define DAC0_DAT4H DAC_DATH_REG(DAC0,4)
bogdanm 0:9b334a45a8ff 3691 #define DAC0_DAT5L DAC_DATL_REG(DAC0,5)
bogdanm 0:9b334a45a8ff 3692 #define DAC0_DAT5H DAC_DATH_REG(DAC0,5)
bogdanm 0:9b334a45a8ff 3693 #define DAC0_DAT6L DAC_DATL_REG(DAC0,6)
bogdanm 0:9b334a45a8ff 3694 #define DAC0_DAT6H DAC_DATH_REG(DAC0,6)
bogdanm 0:9b334a45a8ff 3695 #define DAC0_DAT7L DAC_DATL_REG(DAC0,7)
bogdanm 0:9b334a45a8ff 3696 #define DAC0_DAT7H DAC_DATH_REG(DAC0,7)
bogdanm 0:9b334a45a8ff 3697 #define DAC0_DAT8L DAC_DATL_REG(DAC0,8)
bogdanm 0:9b334a45a8ff 3698 #define DAC0_DAT8H DAC_DATH_REG(DAC0,8)
bogdanm 0:9b334a45a8ff 3699 #define DAC0_DAT9L DAC_DATL_REG(DAC0,9)
bogdanm 0:9b334a45a8ff 3700 #define DAC0_DAT9H DAC_DATH_REG(DAC0,9)
bogdanm 0:9b334a45a8ff 3701 #define DAC0_DAT10L DAC_DATL_REG(DAC0,10)
bogdanm 0:9b334a45a8ff 3702 #define DAC0_DAT10H DAC_DATH_REG(DAC0,10)
bogdanm 0:9b334a45a8ff 3703 #define DAC0_DAT11L DAC_DATL_REG(DAC0,11)
bogdanm 0:9b334a45a8ff 3704 #define DAC0_DAT11H DAC_DATH_REG(DAC0,11)
bogdanm 0:9b334a45a8ff 3705 #define DAC0_DAT12L DAC_DATL_REG(DAC0,12)
bogdanm 0:9b334a45a8ff 3706 #define DAC0_DAT12H DAC_DATH_REG(DAC0,12)
bogdanm 0:9b334a45a8ff 3707 #define DAC0_DAT13L DAC_DATL_REG(DAC0,13)
bogdanm 0:9b334a45a8ff 3708 #define DAC0_DAT13H DAC_DATH_REG(DAC0,13)
bogdanm 0:9b334a45a8ff 3709 #define DAC0_DAT14L DAC_DATL_REG(DAC0,14)
bogdanm 0:9b334a45a8ff 3710 #define DAC0_DAT14H DAC_DATH_REG(DAC0,14)
bogdanm 0:9b334a45a8ff 3711 #define DAC0_DAT15L DAC_DATL_REG(DAC0,15)
bogdanm 0:9b334a45a8ff 3712 #define DAC0_DAT15H DAC_DATH_REG(DAC0,15)
bogdanm 0:9b334a45a8ff 3713 #define DAC0_SR DAC_SR_REG(DAC0)
bogdanm 0:9b334a45a8ff 3714 #define DAC0_C0 DAC_C0_REG(DAC0)
bogdanm 0:9b334a45a8ff 3715 #define DAC0_C1 DAC_C1_REG(DAC0)
bogdanm 0:9b334a45a8ff 3716 #define DAC0_C2 DAC_C2_REG(DAC0)
bogdanm 0:9b334a45a8ff 3717 /* DAC1 */
bogdanm 0:9b334a45a8ff 3718 #define DAC1_DAT0L DAC_DATL_REG(DAC1,0)
bogdanm 0:9b334a45a8ff 3719 #define DAC1_DAT0H DAC_DATH_REG(DAC1,0)
bogdanm 0:9b334a45a8ff 3720 #define DAC1_DAT1L DAC_DATL_REG(DAC1,1)
bogdanm 0:9b334a45a8ff 3721 #define DAC1_DAT1H DAC_DATH_REG(DAC1,1)
bogdanm 0:9b334a45a8ff 3722 #define DAC1_DAT2L DAC_DATL_REG(DAC1,2)
bogdanm 0:9b334a45a8ff 3723 #define DAC1_DAT2H DAC_DATH_REG(DAC1,2)
bogdanm 0:9b334a45a8ff 3724 #define DAC1_DAT3L DAC_DATL_REG(DAC1,3)
bogdanm 0:9b334a45a8ff 3725 #define DAC1_DAT3H DAC_DATH_REG(DAC1,3)
bogdanm 0:9b334a45a8ff 3726 #define DAC1_DAT4L DAC_DATL_REG(DAC1,4)
bogdanm 0:9b334a45a8ff 3727 #define DAC1_DAT4H DAC_DATH_REG(DAC1,4)
bogdanm 0:9b334a45a8ff 3728 #define DAC1_DAT5L DAC_DATL_REG(DAC1,5)
bogdanm 0:9b334a45a8ff 3729 #define DAC1_DAT5H DAC_DATH_REG(DAC1,5)
bogdanm 0:9b334a45a8ff 3730 #define DAC1_DAT6L DAC_DATL_REG(DAC1,6)
bogdanm 0:9b334a45a8ff 3731 #define DAC1_DAT6H DAC_DATH_REG(DAC1,6)
bogdanm 0:9b334a45a8ff 3732 #define DAC1_DAT7L DAC_DATL_REG(DAC1,7)
bogdanm 0:9b334a45a8ff 3733 #define DAC1_DAT7H DAC_DATH_REG(DAC1,7)
bogdanm 0:9b334a45a8ff 3734 #define DAC1_DAT8L DAC_DATL_REG(DAC1,8)
bogdanm 0:9b334a45a8ff 3735 #define DAC1_DAT8H DAC_DATH_REG(DAC1,8)
bogdanm 0:9b334a45a8ff 3736 #define DAC1_DAT9L DAC_DATL_REG(DAC1,9)
bogdanm 0:9b334a45a8ff 3737 #define DAC1_DAT9H DAC_DATH_REG(DAC1,9)
bogdanm 0:9b334a45a8ff 3738 #define DAC1_DAT10L DAC_DATL_REG(DAC1,10)
bogdanm 0:9b334a45a8ff 3739 #define DAC1_DAT10H DAC_DATH_REG(DAC1,10)
bogdanm 0:9b334a45a8ff 3740 #define DAC1_DAT11L DAC_DATL_REG(DAC1,11)
bogdanm 0:9b334a45a8ff 3741 #define DAC1_DAT11H DAC_DATH_REG(DAC1,11)
bogdanm 0:9b334a45a8ff 3742 #define DAC1_DAT12L DAC_DATL_REG(DAC1,12)
bogdanm 0:9b334a45a8ff 3743 #define DAC1_DAT12H DAC_DATH_REG(DAC1,12)
bogdanm 0:9b334a45a8ff 3744 #define DAC1_DAT13L DAC_DATL_REG(DAC1,13)
bogdanm 0:9b334a45a8ff 3745 #define DAC1_DAT13H DAC_DATH_REG(DAC1,13)
bogdanm 0:9b334a45a8ff 3746 #define DAC1_DAT14L DAC_DATL_REG(DAC1,14)
bogdanm 0:9b334a45a8ff 3747 #define DAC1_DAT14H DAC_DATH_REG(DAC1,14)
bogdanm 0:9b334a45a8ff 3748 #define DAC1_DAT15L DAC_DATL_REG(DAC1,15)
bogdanm 0:9b334a45a8ff 3749 #define DAC1_DAT15H DAC_DATH_REG(DAC1,15)
bogdanm 0:9b334a45a8ff 3750 #define DAC1_SR DAC_SR_REG(DAC1)
bogdanm 0:9b334a45a8ff 3751 #define DAC1_C0 DAC_C0_REG(DAC1)
bogdanm 0:9b334a45a8ff 3752 #define DAC1_C1 DAC_C1_REG(DAC1)
bogdanm 0:9b334a45a8ff 3753 #define DAC1_C2 DAC_C2_REG(DAC1)
bogdanm 0:9b334a45a8ff 3754
bogdanm 0:9b334a45a8ff 3755 /* DAC - Register array accessors */
bogdanm 0:9b334a45a8ff 3756 #define DAC0_DATL(index) DAC_DATL_REG(DAC0,index)
bogdanm 0:9b334a45a8ff 3757 #define DAC1_DATL(index) DAC_DATL_REG(DAC1,index)
bogdanm 0:9b334a45a8ff 3758 #define DAC0_DATH(index) DAC_DATH_REG(DAC0,index)
bogdanm 0:9b334a45a8ff 3759 #define DAC1_DATH(index) DAC_DATH_REG(DAC1,index)
bogdanm 0:9b334a45a8ff 3760
bogdanm 0:9b334a45a8ff 3761 /*!
bogdanm 0:9b334a45a8ff 3762 * @}
bogdanm 0:9b334a45a8ff 3763 */ /* end of group DAC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 3764
bogdanm 0:9b334a45a8ff 3765
bogdanm 0:9b334a45a8ff 3766 /*!
bogdanm 0:9b334a45a8ff 3767 * @}
bogdanm 0:9b334a45a8ff 3768 */ /* end of group DAC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 3769
bogdanm 0:9b334a45a8ff 3770
bogdanm 0:9b334a45a8ff 3771 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3772 -- DMA Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3773 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3774
bogdanm 0:9b334a45a8ff 3775 /*!
bogdanm 0:9b334a45a8ff 3776 * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3777 * @{
bogdanm 0:9b334a45a8ff 3778 */
bogdanm 0:9b334a45a8ff 3779
bogdanm 0:9b334a45a8ff 3780 /** DMA - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 3781 typedef struct {
bogdanm 0:9b334a45a8ff 3782 __IO uint32_t CR; /**< Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 3783 __I uint32_t ES; /**< Error Status Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 3784 uint8_t RESERVED_0[4];
bogdanm 0:9b334a45a8ff 3785 __IO uint32_t ERQ; /**< Enable Request Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 3786 uint8_t RESERVED_1[4];
bogdanm 0:9b334a45a8ff 3787 __IO uint32_t EEI; /**< Enable Error Interrupt Register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 3788 __O uint8_t CEEI; /**< Clear Enable Error Interrupt Register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 3789 __O uint8_t SEEI; /**< Set Enable Error Interrupt Register, offset: 0x19 */
bogdanm 0:9b334a45a8ff 3790 __O uint8_t CERQ; /**< Clear Enable Request Register, offset: 0x1A */
bogdanm 0:9b334a45a8ff 3791 __O uint8_t SERQ; /**< Set Enable Request Register, offset: 0x1B */
bogdanm 0:9b334a45a8ff 3792 __O uint8_t CDNE; /**< Clear DONE Status Bit Register, offset: 0x1C */
bogdanm 0:9b334a45a8ff 3793 __O uint8_t SSRT; /**< Set START Bit Register, offset: 0x1D */
bogdanm 0:9b334a45a8ff 3794 __O uint8_t CERR; /**< Clear Error Register, offset: 0x1E */
bogdanm 0:9b334a45a8ff 3795 __O uint8_t CINT; /**< Clear Interrupt Request Register, offset: 0x1F */
bogdanm 0:9b334a45a8ff 3796 uint8_t RESERVED_2[4];
bogdanm 0:9b334a45a8ff 3797 __IO uint32_t INT; /**< Interrupt Request Register, offset: 0x24 */
bogdanm 0:9b334a45a8ff 3798 uint8_t RESERVED_3[4];
bogdanm 0:9b334a45a8ff 3799 __IO uint32_t ERR; /**< Error Register, offset: 0x2C */
bogdanm 0:9b334a45a8ff 3800 uint8_t RESERVED_4[4];
bogdanm 0:9b334a45a8ff 3801 __I uint32_t HRS; /**< Hardware Request Status Register, offset: 0x34 */
bogdanm 0:9b334a45a8ff 3802 uint8_t RESERVED_5[200];
bogdanm 0:9b334a45a8ff 3803 __IO uint8_t DCHPRI3; /**< Channel n Priority Register, offset: 0x100 */
bogdanm 0:9b334a45a8ff 3804 __IO uint8_t DCHPRI2; /**< Channel n Priority Register, offset: 0x101 */
bogdanm 0:9b334a45a8ff 3805 __IO uint8_t DCHPRI1; /**< Channel n Priority Register, offset: 0x102 */
bogdanm 0:9b334a45a8ff 3806 __IO uint8_t DCHPRI0; /**< Channel n Priority Register, offset: 0x103 */
bogdanm 0:9b334a45a8ff 3807 __IO uint8_t DCHPRI7; /**< Channel n Priority Register, offset: 0x104 */
bogdanm 0:9b334a45a8ff 3808 __IO uint8_t DCHPRI6; /**< Channel n Priority Register, offset: 0x105 */
bogdanm 0:9b334a45a8ff 3809 __IO uint8_t DCHPRI5; /**< Channel n Priority Register, offset: 0x106 */
bogdanm 0:9b334a45a8ff 3810 __IO uint8_t DCHPRI4; /**< Channel n Priority Register, offset: 0x107 */
bogdanm 0:9b334a45a8ff 3811 __IO uint8_t DCHPRI11; /**< Channel n Priority Register, offset: 0x108 */
bogdanm 0:9b334a45a8ff 3812 __IO uint8_t DCHPRI10; /**< Channel n Priority Register, offset: 0x109 */
bogdanm 0:9b334a45a8ff 3813 __IO uint8_t DCHPRI9; /**< Channel n Priority Register, offset: 0x10A */
bogdanm 0:9b334a45a8ff 3814 __IO uint8_t DCHPRI8; /**< Channel n Priority Register, offset: 0x10B */
bogdanm 0:9b334a45a8ff 3815 __IO uint8_t DCHPRI15; /**< Channel n Priority Register, offset: 0x10C */
bogdanm 0:9b334a45a8ff 3816 __IO uint8_t DCHPRI14; /**< Channel n Priority Register, offset: 0x10D */
bogdanm 0:9b334a45a8ff 3817 __IO uint8_t DCHPRI13; /**< Channel n Priority Register, offset: 0x10E */
bogdanm 0:9b334a45a8ff 3818 __IO uint8_t DCHPRI12; /**< Channel n Priority Register, offset: 0x10F */
bogdanm 0:9b334a45a8ff 3819 uint8_t RESERVED_6[3824];
bogdanm 0:9b334a45a8ff 3820 struct { /* offset: 0x1000, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3821 __IO uint32_t SADDR; /**< TCD Source Address, array offset: 0x1000, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3822 __IO uint16_t SOFF; /**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3823 __IO uint16_t ATTR; /**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3824 union { /* offset: 0x1008, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3825 __IO uint32_t NBYTES_MLNO; /**< TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3826 __IO uint32_t NBYTES_MLOFFNO; /**< TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3827 __IO uint32_t NBYTES_MLOFFYES; /**< TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3828 };
bogdanm 0:9b334a45a8ff 3829 __IO uint32_t SLAST; /**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3830 __IO uint32_t DADDR; /**< TCD Destination Address, array offset: 0x1010, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3831 __IO uint16_t DOFF; /**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3832 union { /* offset: 0x1016, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3833 __IO uint16_t CITER_ELINKNO; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3834 __IO uint16_t CITER_ELINKYES; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3835 };
bogdanm 0:9b334a45a8ff 3836 __IO uint32_t DLAST_SGA; /**< TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3837 __IO uint16_t CSR; /**< TCD Control and Status, array offset: 0x101C, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3838 union { /* offset: 0x101E, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3839 __IO uint16_t BITER_ELINKNO; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3840 __IO uint16_t BITER_ELINKYES; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 */
bogdanm 0:9b334a45a8ff 3841 };
bogdanm 0:9b334a45a8ff 3842 } TCD[16];
bogdanm 0:9b334a45a8ff 3843 } DMA_Type, *DMA_MemMapPtr;
bogdanm 0:9b334a45a8ff 3844
bogdanm 0:9b334a45a8ff 3845 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3846 -- DMA - Register accessor macros
bogdanm 0:9b334a45a8ff 3847 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3848
bogdanm 0:9b334a45a8ff 3849 /*!
bogdanm 0:9b334a45a8ff 3850 * @addtogroup DMA_Register_Accessor_Macros DMA - Register accessor macros
bogdanm 0:9b334a45a8ff 3851 * @{
bogdanm 0:9b334a45a8ff 3852 */
bogdanm 0:9b334a45a8ff 3853
bogdanm 0:9b334a45a8ff 3854
bogdanm 0:9b334a45a8ff 3855 /* DMA - Register accessors */
bogdanm 0:9b334a45a8ff 3856 #define DMA_CR_REG(base) ((base)->CR)
bogdanm 0:9b334a45a8ff 3857 #define DMA_ES_REG(base) ((base)->ES)
bogdanm 0:9b334a45a8ff 3858 #define DMA_ERQ_REG(base) ((base)->ERQ)
bogdanm 0:9b334a45a8ff 3859 #define DMA_EEI_REG(base) ((base)->EEI)
bogdanm 0:9b334a45a8ff 3860 #define DMA_CEEI_REG(base) ((base)->CEEI)
bogdanm 0:9b334a45a8ff 3861 #define DMA_SEEI_REG(base) ((base)->SEEI)
bogdanm 0:9b334a45a8ff 3862 #define DMA_CERQ_REG(base) ((base)->CERQ)
bogdanm 0:9b334a45a8ff 3863 #define DMA_SERQ_REG(base) ((base)->SERQ)
bogdanm 0:9b334a45a8ff 3864 #define DMA_CDNE_REG(base) ((base)->CDNE)
bogdanm 0:9b334a45a8ff 3865 #define DMA_SSRT_REG(base) ((base)->SSRT)
bogdanm 0:9b334a45a8ff 3866 #define DMA_CERR_REG(base) ((base)->CERR)
bogdanm 0:9b334a45a8ff 3867 #define DMA_CINT_REG(base) ((base)->CINT)
bogdanm 0:9b334a45a8ff 3868 #define DMA_INT_REG(base) ((base)->INT)
bogdanm 0:9b334a45a8ff 3869 #define DMA_ERR_REG(base) ((base)->ERR)
bogdanm 0:9b334a45a8ff 3870 #define DMA_HRS_REG(base) ((base)->HRS)
bogdanm 0:9b334a45a8ff 3871 #define DMA_DCHPRI3_REG(base) ((base)->DCHPRI3)
bogdanm 0:9b334a45a8ff 3872 #define DMA_DCHPRI2_REG(base) ((base)->DCHPRI2)
bogdanm 0:9b334a45a8ff 3873 #define DMA_DCHPRI1_REG(base) ((base)->DCHPRI1)
bogdanm 0:9b334a45a8ff 3874 #define DMA_DCHPRI0_REG(base) ((base)->DCHPRI0)
bogdanm 0:9b334a45a8ff 3875 #define DMA_DCHPRI7_REG(base) ((base)->DCHPRI7)
bogdanm 0:9b334a45a8ff 3876 #define DMA_DCHPRI6_REG(base) ((base)->DCHPRI6)
bogdanm 0:9b334a45a8ff 3877 #define DMA_DCHPRI5_REG(base) ((base)->DCHPRI5)
bogdanm 0:9b334a45a8ff 3878 #define DMA_DCHPRI4_REG(base) ((base)->DCHPRI4)
bogdanm 0:9b334a45a8ff 3879 #define DMA_DCHPRI11_REG(base) ((base)->DCHPRI11)
bogdanm 0:9b334a45a8ff 3880 #define DMA_DCHPRI10_REG(base) ((base)->DCHPRI10)
bogdanm 0:9b334a45a8ff 3881 #define DMA_DCHPRI9_REG(base) ((base)->DCHPRI9)
bogdanm 0:9b334a45a8ff 3882 #define DMA_DCHPRI8_REG(base) ((base)->DCHPRI8)
bogdanm 0:9b334a45a8ff 3883 #define DMA_DCHPRI15_REG(base) ((base)->DCHPRI15)
bogdanm 0:9b334a45a8ff 3884 #define DMA_DCHPRI14_REG(base) ((base)->DCHPRI14)
bogdanm 0:9b334a45a8ff 3885 #define DMA_DCHPRI13_REG(base) ((base)->DCHPRI13)
bogdanm 0:9b334a45a8ff 3886 #define DMA_DCHPRI12_REG(base) ((base)->DCHPRI12)
bogdanm 0:9b334a45a8ff 3887 #define DMA_SADDR_REG(base,index) ((base)->TCD[index].SADDR)
bogdanm 0:9b334a45a8ff 3888 #define DMA_SOFF_REG(base,index) ((base)->TCD[index].SOFF)
bogdanm 0:9b334a45a8ff 3889 #define DMA_ATTR_REG(base,index) ((base)->TCD[index].ATTR)
bogdanm 0:9b334a45a8ff 3890 #define DMA_NBYTES_MLNO_REG(base,index) ((base)->TCD[index].NBYTES_MLNO)
bogdanm 0:9b334a45a8ff 3891 #define DMA_NBYTES_MLOFFNO_REG(base,index) ((base)->TCD[index].NBYTES_MLOFFNO)
bogdanm 0:9b334a45a8ff 3892 #define DMA_NBYTES_MLOFFYES_REG(base,index) ((base)->TCD[index].NBYTES_MLOFFYES)
bogdanm 0:9b334a45a8ff 3893 #define DMA_SLAST_REG(base,index) ((base)->TCD[index].SLAST)
bogdanm 0:9b334a45a8ff 3894 #define DMA_DADDR_REG(base,index) ((base)->TCD[index].DADDR)
bogdanm 0:9b334a45a8ff 3895 #define DMA_DOFF_REG(base,index) ((base)->TCD[index].DOFF)
bogdanm 0:9b334a45a8ff 3896 #define DMA_CITER_ELINKNO_REG(base,index) ((base)->TCD[index].CITER_ELINKNO)
bogdanm 0:9b334a45a8ff 3897 #define DMA_CITER_ELINKYES_REG(base,index) ((base)->TCD[index].CITER_ELINKYES)
bogdanm 0:9b334a45a8ff 3898 #define DMA_DLAST_SGA_REG(base,index) ((base)->TCD[index].DLAST_SGA)
bogdanm 0:9b334a45a8ff 3899 #define DMA_CSR_REG(base,index) ((base)->TCD[index].CSR)
bogdanm 0:9b334a45a8ff 3900 #define DMA_BITER_ELINKNO_REG(base,index) ((base)->TCD[index].BITER_ELINKNO)
bogdanm 0:9b334a45a8ff 3901 #define DMA_BITER_ELINKYES_REG(base,index) ((base)->TCD[index].BITER_ELINKYES)
bogdanm 0:9b334a45a8ff 3902
bogdanm 0:9b334a45a8ff 3903 /*!
bogdanm 0:9b334a45a8ff 3904 * @}
bogdanm 0:9b334a45a8ff 3905 */ /* end of group DMA_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 3906
bogdanm 0:9b334a45a8ff 3907
bogdanm 0:9b334a45a8ff 3908 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3909 -- DMA Register Masks
bogdanm 0:9b334a45a8ff 3910 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3911
bogdanm 0:9b334a45a8ff 3912 /*!
bogdanm 0:9b334a45a8ff 3913 * @addtogroup DMA_Register_Masks DMA Register Masks
bogdanm 0:9b334a45a8ff 3914 * @{
bogdanm 0:9b334a45a8ff 3915 */
bogdanm 0:9b334a45a8ff 3916
bogdanm 0:9b334a45a8ff 3917 /* CR Bit Fields */
bogdanm 0:9b334a45a8ff 3918 #define DMA_CR_EDBG_MASK 0x2u
bogdanm 0:9b334a45a8ff 3919 #define DMA_CR_EDBG_SHIFT 1
bogdanm 0:9b334a45a8ff 3920 #define DMA_CR_ERCA_MASK 0x4u
bogdanm 0:9b334a45a8ff 3921 #define DMA_CR_ERCA_SHIFT 2
bogdanm 0:9b334a45a8ff 3922 #define DMA_CR_HOE_MASK 0x10u
bogdanm 0:9b334a45a8ff 3923 #define DMA_CR_HOE_SHIFT 4
bogdanm 0:9b334a45a8ff 3924 #define DMA_CR_HALT_MASK 0x20u
bogdanm 0:9b334a45a8ff 3925 #define DMA_CR_HALT_SHIFT 5
bogdanm 0:9b334a45a8ff 3926 #define DMA_CR_CLM_MASK 0x40u
bogdanm 0:9b334a45a8ff 3927 #define DMA_CR_CLM_SHIFT 6
bogdanm 0:9b334a45a8ff 3928 #define DMA_CR_EMLM_MASK 0x80u
bogdanm 0:9b334a45a8ff 3929 #define DMA_CR_EMLM_SHIFT 7
bogdanm 0:9b334a45a8ff 3930 #define DMA_CR_ECX_MASK 0x10000u
bogdanm 0:9b334a45a8ff 3931 #define DMA_CR_ECX_SHIFT 16
bogdanm 0:9b334a45a8ff 3932 #define DMA_CR_CX_MASK 0x20000u
bogdanm 0:9b334a45a8ff 3933 #define DMA_CR_CX_SHIFT 17
bogdanm 0:9b334a45a8ff 3934 /* ES Bit Fields */
bogdanm 0:9b334a45a8ff 3935 #define DMA_ES_DBE_MASK 0x1u
bogdanm 0:9b334a45a8ff 3936 #define DMA_ES_DBE_SHIFT 0
bogdanm 0:9b334a45a8ff 3937 #define DMA_ES_SBE_MASK 0x2u
bogdanm 0:9b334a45a8ff 3938 #define DMA_ES_SBE_SHIFT 1
bogdanm 0:9b334a45a8ff 3939 #define DMA_ES_SGE_MASK 0x4u
bogdanm 0:9b334a45a8ff 3940 #define DMA_ES_SGE_SHIFT 2
bogdanm 0:9b334a45a8ff 3941 #define DMA_ES_NCE_MASK 0x8u
bogdanm 0:9b334a45a8ff 3942 #define DMA_ES_NCE_SHIFT 3
bogdanm 0:9b334a45a8ff 3943 #define DMA_ES_DOE_MASK 0x10u
bogdanm 0:9b334a45a8ff 3944 #define DMA_ES_DOE_SHIFT 4
bogdanm 0:9b334a45a8ff 3945 #define DMA_ES_DAE_MASK 0x20u
bogdanm 0:9b334a45a8ff 3946 #define DMA_ES_DAE_SHIFT 5
bogdanm 0:9b334a45a8ff 3947 #define DMA_ES_SOE_MASK 0x40u
bogdanm 0:9b334a45a8ff 3948 #define DMA_ES_SOE_SHIFT 6
bogdanm 0:9b334a45a8ff 3949 #define DMA_ES_SAE_MASK 0x80u
bogdanm 0:9b334a45a8ff 3950 #define DMA_ES_SAE_SHIFT 7
bogdanm 0:9b334a45a8ff 3951 #define DMA_ES_ERRCHN_MASK 0xF00u
bogdanm 0:9b334a45a8ff 3952 #define DMA_ES_ERRCHN_SHIFT 8
bogdanm 0:9b334a45a8ff 3953 #define DMA_ES_ERRCHN(x) (((uint32_t)(((uint32_t)(x))<<DMA_ES_ERRCHN_SHIFT))&DMA_ES_ERRCHN_MASK)
bogdanm 0:9b334a45a8ff 3954 #define DMA_ES_CPE_MASK 0x4000u
bogdanm 0:9b334a45a8ff 3955 #define DMA_ES_CPE_SHIFT 14
bogdanm 0:9b334a45a8ff 3956 #define DMA_ES_ECX_MASK 0x10000u
bogdanm 0:9b334a45a8ff 3957 #define DMA_ES_ECX_SHIFT 16
bogdanm 0:9b334a45a8ff 3958 #define DMA_ES_VLD_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 3959 #define DMA_ES_VLD_SHIFT 31
bogdanm 0:9b334a45a8ff 3960 /* ERQ Bit Fields */
bogdanm 0:9b334a45a8ff 3961 #define DMA_ERQ_ERQ0_MASK 0x1u
bogdanm 0:9b334a45a8ff 3962 #define DMA_ERQ_ERQ0_SHIFT 0
bogdanm 0:9b334a45a8ff 3963 #define DMA_ERQ_ERQ1_MASK 0x2u
bogdanm 0:9b334a45a8ff 3964 #define DMA_ERQ_ERQ1_SHIFT 1
bogdanm 0:9b334a45a8ff 3965 #define DMA_ERQ_ERQ2_MASK 0x4u
bogdanm 0:9b334a45a8ff 3966 #define DMA_ERQ_ERQ2_SHIFT 2
bogdanm 0:9b334a45a8ff 3967 #define DMA_ERQ_ERQ3_MASK 0x8u
bogdanm 0:9b334a45a8ff 3968 #define DMA_ERQ_ERQ3_SHIFT 3
bogdanm 0:9b334a45a8ff 3969 #define DMA_ERQ_ERQ4_MASK 0x10u
bogdanm 0:9b334a45a8ff 3970 #define DMA_ERQ_ERQ4_SHIFT 4
bogdanm 0:9b334a45a8ff 3971 #define DMA_ERQ_ERQ5_MASK 0x20u
bogdanm 0:9b334a45a8ff 3972 #define DMA_ERQ_ERQ5_SHIFT 5
bogdanm 0:9b334a45a8ff 3973 #define DMA_ERQ_ERQ6_MASK 0x40u
bogdanm 0:9b334a45a8ff 3974 #define DMA_ERQ_ERQ6_SHIFT 6
bogdanm 0:9b334a45a8ff 3975 #define DMA_ERQ_ERQ7_MASK 0x80u
bogdanm 0:9b334a45a8ff 3976 #define DMA_ERQ_ERQ7_SHIFT 7
bogdanm 0:9b334a45a8ff 3977 #define DMA_ERQ_ERQ8_MASK 0x100u
bogdanm 0:9b334a45a8ff 3978 #define DMA_ERQ_ERQ8_SHIFT 8
bogdanm 0:9b334a45a8ff 3979 #define DMA_ERQ_ERQ9_MASK 0x200u
bogdanm 0:9b334a45a8ff 3980 #define DMA_ERQ_ERQ9_SHIFT 9
bogdanm 0:9b334a45a8ff 3981 #define DMA_ERQ_ERQ10_MASK 0x400u
bogdanm 0:9b334a45a8ff 3982 #define DMA_ERQ_ERQ10_SHIFT 10
bogdanm 0:9b334a45a8ff 3983 #define DMA_ERQ_ERQ11_MASK 0x800u
bogdanm 0:9b334a45a8ff 3984 #define DMA_ERQ_ERQ11_SHIFT 11
bogdanm 0:9b334a45a8ff 3985 #define DMA_ERQ_ERQ12_MASK 0x1000u
bogdanm 0:9b334a45a8ff 3986 #define DMA_ERQ_ERQ12_SHIFT 12
bogdanm 0:9b334a45a8ff 3987 #define DMA_ERQ_ERQ13_MASK 0x2000u
bogdanm 0:9b334a45a8ff 3988 #define DMA_ERQ_ERQ13_SHIFT 13
bogdanm 0:9b334a45a8ff 3989 #define DMA_ERQ_ERQ14_MASK 0x4000u
bogdanm 0:9b334a45a8ff 3990 #define DMA_ERQ_ERQ14_SHIFT 14
bogdanm 0:9b334a45a8ff 3991 #define DMA_ERQ_ERQ15_MASK 0x8000u
bogdanm 0:9b334a45a8ff 3992 #define DMA_ERQ_ERQ15_SHIFT 15
bogdanm 0:9b334a45a8ff 3993 /* EEI Bit Fields */
bogdanm 0:9b334a45a8ff 3994 #define DMA_EEI_EEI0_MASK 0x1u
bogdanm 0:9b334a45a8ff 3995 #define DMA_EEI_EEI0_SHIFT 0
bogdanm 0:9b334a45a8ff 3996 #define DMA_EEI_EEI1_MASK 0x2u
bogdanm 0:9b334a45a8ff 3997 #define DMA_EEI_EEI1_SHIFT 1
bogdanm 0:9b334a45a8ff 3998 #define DMA_EEI_EEI2_MASK 0x4u
bogdanm 0:9b334a45a8ff 3999 #define DMA_EEI_EEI2_SHIFT 2
bogdanm 0:9b334a45a8ff 4000 #define DMA_EEI_EEI3_MASK 0x8u
bogdanm 0:9b334a45a8ff 4001 #define DMA_EEI_EEI3_SHIFT 3
bogdanm 0:9b334a45a8ff 4002 #define DMA_EEI_EEI4_MASK 0x10u
bogdanm 0:9b334a45a8ff 4003 #define DMA_EEI_EEI4_SHIFT 4
bogdanm 0:9b334a45a8ff 4004 #define DMA_EEI_EEI5_MASK 0x20u
bogdanm 0:9b334a45a8ff 4005 #define DMA_EEI_EEI5_SHIFT 5
bogdanm 0:9b334a45a8ff 4006 #define DMA_EEI_EEI6_MASK 0x40u
bogdanm 0:9b334a45a8ff 4007 #define DMA_EEI_EEI6_SHIFT 6
bogdanm 0:9b334a45a8ff 4008 #define DMA_EEI_EEI7_MASK 0x80u
bogdanm 0:9b334a45a8ff 4009 #define DMA_EEI_EEI7_SHIFT 7
bogdanm 0:9b334a45a8ff 4010 #define DMA_EEI_EEI8_MASK 0x100u
bogdanm 0:9b334a45a8ff 4011 #define DMA_EEI_EEI8_SHIFT 8
bogdanm 0:9b334a45a8ff 4012 #define DMA_EEI_EEI9_MASK 0x200u
bogdanm 0:9b334a45a8ff 4013 #define DMA_EEI_EEI9_SHIFT 9
bogdanm 0:9b334a45a8ff 4014 #define DMA_EEI_EEI10_MASK 0x400u
bogdanm 0:9b334a45a8ff 4015 #define DMA_EEI_EEI10_SHIFT 10
bogdanm 0:9b334a45a8ff 4016 #define DMA_EEI_EEI11_MASK 0x800u
bogdanm 0:9b334a45a8ff 4017 #define DMA_EEI_EEI11_SHIFT 11
bogdanm 0:9b334a45a8ff 4018 #define DMA_EEI_EEI12_MASK 0x1000u
bogdanm 0:9b334a45a8ff 4019 #define DMA_EEI_EEI12_SHIFT 12
bogdanm 0:9b334a45a8ff 4020 #define DMA_EEI_EEI13_MASK 0x2000u
bogdanm 0:9b334a45a8ff 4021 #define DMA_EEI_EEI13_SHIFT 13
bogdanm 0:9b334a45a8ff 4022 #define DMA_EEI_EEI14_MASK 0x4000u
bogdanm 0:9b334a45a8ff 4023 #define DMA_EEI_EEI14_SHIFT 14
bogdanm 0:9b334a45a8ff 4024 #define DMA_EEI_EEI15_MASK 0x8000u
bogdanm 0:9b334a45a8ff 4025 #define DMA_EEI_EEI15_SHIFT 15
bogdanm 0:9b334a45a8ff 4026 /* CEEI Bit Fields */
bogdanm 0:9b334a45a8ff 4027 #define DMA_CEEI_CEEI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4028 #define DMA_CEEI_CEEI_SHIFT 0
bogdanm 0:9b334a45a8ff 4029 #define DMA_CEEI_CEEI(x) (((uint8_t)(((uint8_t)(x))<<DMA_CEEI_CEEI_SHIFT))&DMA_CEEI_CEEI_MASK)
bogdanm 0:9b334a45a8ff 4030 #define DMA_CEEI_CAEE_MASK 0x40u
bogdanm 0:9b334a45a8ff 4031 #define DMA_CEEI_CAEE_SHIFT 6
bogdanm 0:9b334a45a8ff 4032 #define DMA_CEEI_NOP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4033 #define DMA_CEEI_NOP_SHIFT 7
bogdanm 0:9b334a45a8ff 4034 /* SEEI Bit Fields */
bogdanm 0:9b334a45a8ff 4035 #define DMA_SEEI_SEEI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4036 #define DMA_SEEI_SEEI_SHIFT 0
bogdanm 0:9b334a45a8ff 4037 #define DMA_SEEI_SEEI(x) (((uint8_t)(((uint8_t)(x))<<DMA_SEEI_SEEI_SHIFT))&DMA_SEEI_SEEI_MASK)
bogdanm 0:9b334a45a8ff 4038 #define DMA_SEEI_SAEE_MASK 0x40u
bogdanm 0:9b334a45a8ff 4039 #define DMA_SEEI_SAEE_SHIFT 6
bogdanm 0:9b334a45a8ff 4040 #define DMA_SEEI_NOP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4041 #define DMA_SEEI_NOP_SHIFT 7
bogdanm 0:9b334a45a8ff 4042 /* CERQ Bit Fields */
bogdanm 0:9b334a45a8ff 4043 #define DMA_CERQ_CERQ_MASK 0xFu
bogdanm 0:9b334a45a8ff 4044 #define DMA_CERQ_CERQ_SHIFT 0
bogdanm 0:9b334a45a8ff 4045 #define DMA_CERQ_CERQ(x) (((uint8_t)(((uint8_t)(x))<<DMA_CERQ_CERQ_SHIFT))&DMA_CERQ_CERQ_MASK)
bogdanm 0:9b334a45a8ff 4046 #define DMA_CERQ_CAER_MASK 0x40u
bogdanm 0:9b334a45a8ff 4047 #define DMA_CERQ_CAER_SHIFT 6
bogdanm 0:9b334a45a8ff 4048 #define DMA_CERQ_NOP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4049 #define DMA_CERQ_NOP_SHIFT 7
bogdanm 0:9b334a45a8ff 4050 /* SERQ Bit Fields */
bogdanm 0:9b334a45a8ff 4051 #define DMA_SERQ_SERQ_MASK 0xFu
bogdanm 0:9b334a45a8ff 4052 #define DMA_SERQ_SERQ_SHIFT 0
bogdanm 0:9b334a45a8ff 4053 #define DMA_SERQ_SERQ(x) (((uint8_t)(((uint8_t)(x))<<DMA_SERQ_SERQ_SHIFT))&DMA_SERQ_SERQ_MASK)
bogdanm 0:9b334a45a8ff 4054 #define DMA_SERQ_SAER_MASK 0x40u
bogdanm 0:9b334a45a8ff 4055 #define DMA_SERQ_SAER_SHIFT 6
bogdanm 0:9b334a45a8ff 4056 #define DMA_SERQ_NOP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4057 #define DMA_SERQ_NOP_SHIFT 7
bogdanm 0:9b334a45a8ff 4058 /* CDNE Bit Fields */
bogdanm 0:9b334a45a8ff 4059 #define DMA_CDNE_CDNE_MASK 0xFu
bogdanm 0:9b334a45a8ff 4060 #define DMA_CDNE_CDNE_SHIFT 0
bogdanm 0:9b334a45a8ff 4061 #define DMA_CDNE_CDNE(x) (((uint8_t)(((uint8_t)(x))<<DMA_CDNE_CDNE_SHIFT))&DMA_CDNE_CDNE_MASK)
bogdanm 0:9b334a45a8ff 4062 #define DMA_CDNE_CADN_MASK 0x40u
bogdanm 0:9b334a45a8ff 4063 #define DMA_CDNE_CADN_SHIFT 6
bogdanm 0:9b334a45a8ff 4064 #define DMA_CDNE_NOP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4065 #define DMA_CDNE_NOP_SHIFT 7
bogdanm 0:9b334a45a8ff 4066 /* SSRT Bit Fields */
bogdanm 0:9b334a45a8ff 4067 #define DMA_SSRT_SSRT_MASK 0xFu
bogdanm 0:9b334a45a8ff 4068 #define DMA_SSRT_SSRT_SHIFT 0
bogdanm 0:9b334a45a8ff 4069 #define DMA_SSRT_SSRT(x) (((uint8_t)(((uint8_t)(x))<<DMA_SSRT_SSRT_SHIFT))&DMA_SSRT_SSRT_MASK)
bogdanm 0:9b334a45a8ff 4070 #define DMA_SSRT_SAST_MASK 0x40u
bogdanm 0:9b334a45a8ff 4071 #define DMA_SSRT_SAST_SHIFT 6
bogdanm 0:9b334a45a8ff 4072 #define DMA_SSRT_NOP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4073 #define DMA_SSRT_NOP_SHIFT 7
bogdanm 0:9b334a45a8ff 4074 /* CERR Bit Fields */
bogdanm 0:9b334a45a8ff 4075 #define DMA_CERR_CERR_MASK 0xFu
bogdanm 0:9b334a45a8ff 4076 #define DMA_CERR_CERR_SHIFT 0
bogdanm 0:9b334a45a8ff 4077 #define DMA_CERR_CERR(x) (((uint8_t)(((uint8_t)(x))<<DMA_CERR_CERR_SHIFT))&DMA_CERR_CERR_MASK)
bogdanm 0:9b334a45a8ff 4078 #define DMA_CERR_CAEI_MASK 0x40u
bogdanm 0:9b334a45a8ff 4079 #define DMA_CERR_CAEI_SHIFT 6
bogdanm 0:9b334a45a8ff 4080 #define DMA_CERR_NOP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4081 #define DMA_CERR_NOP_SHIFT 7
bogdanm 0:9b334a45a8ff 4082 /* CINT Bit Fields */
bogdanm 0:9b334a45a8ff 4083 #define DMA_CINT_CINT_MASK 0xFu
bogdanm 0:9b334a45a8ff 4084 #define DMA_CINT_CINT_SHIFT 0
bogdanm 0:9b334a45a8ff 4085 #define DMA_CINT_CINT(x) (((uint8_t)(((uint8_t)(x))<<DMA_CINT_CINT_SHIFT))&DMA_CINT_CINT_MASK)
bogdanm 0:9b334a45a8ff 4086 #define DMA_CINT_CAIR_MASK 0x40u
bogdanm 0:9b334a45a8ff 4087 #define DMA_CINT_CAIR_SHIFT 6
bogdanm 0:9b334a45a8ff 4088 #define DMA_CINT_NOP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4089 #define DMA_CINT_NOP_SHIFT 7
bogdanm 0:9b334a45a8ff 4090 /* INT Bit Fields */
bogdanm 0:9b334a45a8ff 4091 #define DMA_INT_INT0_MASK 0x1u
bogdanm 0:9b334a45a8ff 4092 #define DMA_INT_INT0_SHIFT 0
bogdanm 0:9b334a45a8ff 4093 #define DMA_INT_INT1_MASK 0x2u
bogdanm 0:9b334a45a8ff 4094 #define DMA_INT_INT1_SHIFT 1
bogdanm 0:9b334a45a8ff 4095 #define DMA_INT_INT2_MASK 0x4u
bogdanm 0:9b334a45a8ff 4096 #define DMA_INT_INT2_SHIFT 2
bogdanm 0:9b334a45a8ff 4097 #define DMA_INT_INT3_MASK 0x8u
bogdanm 0:9b334a45a8ff 4098 #define DMA_INT_INT3_SHIFT 3
bogdanm 0:9b334a45a8ff 4099 #define DMA_INT_INT4_MASK 0x10u
bogdanm 0:9b334a45a8ff 4100 #define DMA_INT_INT4_SHIFT 4
bogdanm 0:9b334a45a8ff 4101 #define DMA_INT_INT5_MASK 0x20u
bogdanm 0:9b334a45a8ff 4102 #define DMA_INT_INT5_SHIFT 5
bogdanm 0:9b334a45a8ff 4103 #define DMA_INT_INT6_MASK 0x40u
bogdanm 0:9b334a45a8ff 4104 #define DMA_INT_INT6_SHIFT 6
bogdanm 0:9b334a45a8ff 4105 #define DMA_INT_INT7_MASK 0x80u
bogdanm 0:9b334a45a8ff 4106 #define DMA_INT_INT7_SHIFT 7
bogdanm 0:9b334a45a8ff 4107 #define DMA_INT_INT8_MASK 0x100u
bogdanm 0:9b334a45a8ff 4108 #define DMA_INT_INT8_SHIFT 8
bogdanm 0:9b334a45a8ff 4109 #define DMA_INT_INT9_MASK 0x200u
bogdanm 0:9b334a45a8ff 4110 #define DMA_INT_INT9_SHIFT 9
bogdanm 0:9b334a45a8ff 4111 #define DMA_INT_INT10_MASK 0x400u
bogdanm 0:9b334a45a8ff 4112 #define DMA_INT_INT10_SHIFT 10
bogdanm 0:9b334a45a8ff 4113 #define DMA_INT_INT11_MASK 0x800u
bogdanm 0:9b334a45a8ff 4114 #define DMA_INT_INT11_SHIFT 11
bogdanm 0:9b334a45a8ff 4115 #define DMA_INT_INT12_MASK 0x1000u
bogdanm 0:9b334a45a8ff 4116 #define DMA_INT_INT12_SHIFT 12
bogdanm 0:9b334a45a8ff 4117 #define DMA_INT_INT13_MASK 0x2000u
bogdanm 0:9b334a45a8ff 4118 #define DMA_INT_INT13_SHIFT 13
bogdanm 0:9b334a45a8ff 4119 #define DMA_INT_INT14_MASK 0x4000u
bogdanm 0:9b334a45a8ff 4120 #define DMA_INT_INT14_SHIFT 14
bogdanm 0:9b334a45a8ff 4121 #define DMA_INT_INT15_MASK 0x8000u
bogdanm 0:9b334a45a8ff 4122 #define DMA_INT_INT15_SHIFT 15
bogdanm 0:9b334a45a8ff 4123 /* ERR Bit Fields */
bogdanm 0:9b334a45a8ff 4124 #define DMA_ERR_ERR0_MASK 0x1u
bogdanm 0:9b334a45a8ff 4125 #define DMA_ERR_ERR0_SHIFT 0
bogdanm 0:9b334a45a8ff 4126 #define DMA_ERR_ERR1_MASK 0x2u
bogdanm 0:9b334a45a8ff 4127 #define DMA_ERR_ERR1_SHIFT 1
bogdanm 0:9b334a45a8ff 4128 #define DMA_ERR_ERR2_MASK 0x4u
bogdanm 0:9b334a45a8ff 4129 #define DMA_ERR_ERR2_SHIFT 2
bogdanm 0:9b334a45a8ff 4130 #define DMA_ERR_ERR3_MASK 0x8u
bogdanm 0:9b334a45a8ff 4131 #define DMA_ERR_ERR3_SHIFT 3
bogdanm 0:9b334a45a8ff 4132 #define DMA_ERR_ERR4_MASK 0x10u
bogdanm 0:9b334a45a8ff 4133 #define DMA_ERR_ERR4_SHIFT 4
bogdanm 0:9b334a45a8ff 4134 #define DMA_ERR_ERR5_MASK 0x20u
bogdanm 0:9b334a45a8ff 4135 #define DMA_ERR_ERR5_SHIFT 5
bogdanm 0:9b334a45a8ff 4136 #define DMA_ERR_ERR6_MASK 0x40u
bogdanm 0:9b334a45a8ff 4137 #define DMA_ERR_ERR6_SHIFT 6
bogdanm 0:9b334a45a8ff 4138 #define DMA_ERR_ERR7_MASK 0x80u
bogdanm 0:9b334a45a8ff 4139 #define DMA_ERR_ERR7_SHIFT 7
bogdanm 0:9b334a45a8ff 4140 #define DMA_ERR_ERR8_MASK 0x100u
bogdanm 0:9b334a45a8ff 4141 #define DMA_ERR_ERR8_SHIFT 8
bogdanm 0:9b334a45a8ff 4142 #define DMA_ERR_ERR9_MASK 0x200u
bogdanm 0:9b334a45a8ff 4143 #define DMA_ERR_ERR9_SHIFT 9
bogdanm 0:9b334a45a8ff 4144 #define DMA_ERR_ERR10_MASK 0x400u
bogdanm 0:9b334a45a8ff 4145 #define DMA_ERR_ERR10_SHIFT 10
bogdanm 0:9b334a45a8ff 4146 #define DMA_ERR_ERR11_MASK 0x800u
bogdanm 0:9b334a45a8ff 4147 #define DMA_ERR_ERR11_SHIFT 11
bogdanm 0:9b334a45a8ff 4148 #define DMA_ERR_ERR12_MASK 0x1000u
bogdanm 0:9b334a45a8ff 4149 #define DMA_ERR_ERR12_SHIFT 12
bogdanm 0:9b334a45a8ff 4150 #define DMA_ERR_ERR13_MASK 0x2000u
bogdanm 0:9b334a45a8ff 4151 #define DMA_ERR_ERR13_SHIFT 13
bogdanm 0:9b334a45a8ff 4152 #define DMA_ERR_ERR14_MASK 0x4000u
bogdanm 0:9b334a45a8ff 4153 #define DMA_ERR_ERR14_SHIFT 14
bogdanm 0:9b334a45a8ff 4154 #define DMA_ERR_ERR15_MASK 0x8000u
bogdanm 0:9b334a45a8ff 4155 #define DMA_ERR_ERR15_SHIFT 15
bogdanm 0:9b334a45a8ff 4156 /* HRS Bit Fields */
bogdanm 0:9b334a45a8ff 4157 #define DMA_HRS_HRS0_MASK 0x1u
bogdanm 0:9b334a45a8ff 4158 #define DMA_HRS_HRS0_SHIFT 0
bogdanm 0:9b334a45a8ff 4159 #define DMA_HRS_HRS1_MASK 0x2u
bogdanm 0:9b334a45a8ff 4160 #define DMA_HRS_HRS1_SHIFT 1
bogdanm 0:9b334a45a8ff 4161 #define DMA_HRS_HRS2_MASK 0x4u
bogdanm 0:9b334a45a8ff 4162 #define DMA_HRS_HRS2_SHIFT 2
bogdanm 0:9b334a45a8ff 4163 #define DMA_HRS_HRS3_MASK 0x8u
bogdanm 0:9b334a45a8ff 4164 #define DMA_HRS_HRS3_SHIFT 3
bogdanm 0:9b334a45a8ff 4165 #define DMA_HRS_HRS4_MASK 0x10u
bogdanm 0:9b334a45a8ff 4166 #define DMA_HRS_HRS4_SHIFT 4
bogdanm 0:9b334a45a8ff 4167 #define DMA_HRS_HRS5_MASK 0x20u
bogdanm 0:9b334a45a8ff 4168 #define DMA_HRS_HRS5_SHIFT 5
bogdanm 0:9b334a45a8ff 4169 #define DMA_HRS_HRS6_MASK 0x40u
bogdanm 0:9b334a45a8ff 4170 #define DMA_HRS_HRS6_SHIFT 6
bogdanm 0:9b334a45a8ff 4171 #define DMA_HRS_HRS7_MASK 0x80u
bogdanm 0:9b334a45a8ff 4172 #define DMA_HRS_HRS7_SHIFT 7
bogdanm 0:9b334a45a8ff 4173 #define DMA_HRS_HRS8_MASK 0x100u
bogdanm 0:9b334a45a8ff 4174 #define DMA_HRS_HRS8_SHIFT 8
bogdanm 0:9b334a45a8ff 4175 #define DMA_HRS_HRS9_MASK 0x200u
bogdanm 0:9b334a45a8ff 4176 #define DMA_HRS_HRS9_SHIFT 9
bogdanm 0:9b334a45a8ff 4177 #define DMA_HRS_HRS10_MASK 0x400u
bogdanm 0:9b334a45a8ff 4178 #define DMA_HRS_HRS10_SHIFT 10
bogdanm 0:9b334a45a8ff 4179 #define DMA_HRS_HRS11_MASK 0x800u
bogdanm 0:9b334a45a8ff 4180 #define DMA_HRS_HRS11_SHIFT 11
bogdanm 0:9b334a45a8ff 4181 #define DMA_HRS_HRS12_MASK 0x1000u
bogdanm 0:9b334a45a8ff 4182 #define DMA_HRS_HRS12_SHIFT 12
bogdanm 0:9b334a45a8ff 4183 #define DMA_HRS_HRS13_MASK 0x2000u
bogdanm 0:9b334a45a8ff 4184 #define DMA_HRS_HRS13_SHIFT 13
bogdanm 0:9b334a45a8ff 4185 #define DMA_HRS_HRS14_MASK 0x4000u
bogdanm 0:9b334a45a8ff 4186 #define DMA_HRS_HRS14_SHIFT 14
bogdanm 0:9b334a45a8ff 4187 #define DMA_HRS_HRS15_MASK 0x8000u
bogdanm 0:9b334a45a8ff 4188 #define DMA_HRS_HRS15_SHIFT 15
bogdanm 0:9b334a45a8ff 4189 /* DCHPRI3 Bit Fields */
bogdanm 0:9b334a45a8ff 4190 #define DMA_DCHPRI3_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4191 #define DMA_DCHPRI3_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4192 #define DMA_DCHPRI3_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI3_CHPRI_SHIFT))&DMA_DCHPRI3_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4193 #define DMA_DCHPRI3_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4194 #define DMA_DCHPRI3_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4195 #define DMA_DCHPRI3_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4196 #define DMA_DCHPRI3_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4197 /* DCHPRI2 Bit Fields */
bogdanm 0:9b334a45a8ff 4198 #define DMA_DCHPRI2_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4199 #define DMA_DCHPRI2_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4200 #define DMA_DCHPRI2_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI2_CHPRI_SHIFT))&DMA_DCHPRI2_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4201 #define DMA_DCHPRI2_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4202 #define DMA_DCHPRI2_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4203 #define DMA_DCHPRI2_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4204 #define DMA_DCHPRI2_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4205 /* DCHPRI1 Bit Fields */
bogdanm 0:9b334a45a8ff 4206 #define DMA_DCHPRI1_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4207 #define DMA_DCHPRI1_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4208 #define DMA_DCHPRI1_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI1_CHPRI_SHIFT))&DMA_DCHPRI1_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4209 #define DMA_DCHPRI1_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4210 #define DMA_DCHPRI1_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4211 #define DMA_DCHPRI1_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4212 #define DMA_DCHPRI1_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4213 /* DCHPRI0 Bit Fields */
bogdanm 0:9b334a45a8ff 4214 #define DMA_DCHPRI0_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4215 #define DMA_DCHPRI0_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4216 #define DMA_DCHPRI0_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI0_CHPRI_SHIFT))&DMA_DCHPRI0_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4217 #define DMA_DCHPRI0_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4218 #define DMA_DCHPRI0_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4219 #define DMA_DCHPRI0_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4220 #define DMA_DCHPRI0_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4221 /* DCHPRI7 Bit Fields */
bogdanm 0:9b334a45a8ff 4222 #define DMA_DCHPRI7_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4223 #define DMA_DCHPRI7_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4224 #define DMA_DCHPRI7_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI7_CHPRI_SHIFT))&DMA_DCHPRI7_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4225 #define DMA_DCHPRI7_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4226 #define DMA_DCHPRI7_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4227 #define DMA_DCHPRI7_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4228 #define DMA_DCHPRI7_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4229 /* DCHPRI6 Bit Fields */
bogdanm 0:9b334a45a8ff 4230 #define DMA_DCHPRI6_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4231 #define DMA_DCHPRI6_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4232 #define DMA_DCHPRI6_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI6_CHPRI_SHIFT))&DMA_DCHPRI6_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4233 #define DMA_DCHPRI6_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4234 #define DMA_DCHPRI6_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4235 #define DMA_DCHPRI6_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4236 #define DMA_DCHPRI6_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4237 /* DCHPRI5 Bit Fields */
bogdanm 0:9b334a45a8ff 4238 #define DMA_DCHPRI5_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4239 #define DMA_DCHPRI5_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4240 #define DMA_DCHPRI5_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI5_CHPRI_SHIFT))&DMA_DCHPRI5_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4241 #define DMA_DCHPRI5_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4242 #define DMA_DCHPRI5_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4243 #define DMA_DCHPRI5_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4244 #define DMA_DCHPRI5_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4245 /* DCHPRI4 Bit Fields */
bogdanm 0:9b334a45a8ff 4246 #define DMA_DCHPRI4_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4247 #define DMA_DCHPRI4_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4248 #define DMA_DCHPRI4_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI4_CHPRI_SHIFT))&DMA_DCHPRI4_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4249 #define DMA_DCHPRI4_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4250 #define DMA_DCHPRI4_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4251 #define DMA_DCHPRI4_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4252 #define DMA_DCHPRI4_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4253 /* DCHPRI11 Bit Fields */
bogdanm 0:9b334a45a8ff 4254 #define DMA_DCHPRI11_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4255 #define DMA_DCHPRI11_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4256 #define DMA_DCHPRI11_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI11_CHPRI_SHIFT))&DMA_DCHPRI11_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4257 #define DMA_DCHPRI11_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4258 #define DMA_DCHPRI11_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4259 #define DMA_DCHPRI11_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4260 #define DMA_DCHPRI11_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4261 /* DCHPRI10 Bit Fields */
bogdanm 0:9b334a45a8ff 4262 #define DMA_DCHPRI10_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4263 #define DMA_DCHPRI10_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4264 #define DMA_DCHPRI10_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI10_CHPRI_SHIFT))&DMA_DCHPRI10_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4265 #define DMA_DCHPRI10_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4266 #define DMA_DCHPRI10_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4267 #define DMA_DCHPRI10_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4268 #define DMA_DCHPRI10_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4269 /* DCHPRI9 Bit Fields */
bogdanm 0:9b334a45a8ff 4270 #define DMA_DCHPRI9_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4271 #define DMA_DCHPRI9_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4272 #define DMA_DCHPRI9_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI9_CHPRI_SHIFT))&DMA_DCHPRI9_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4273 #define DMA_DCHPRI9_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4274 #define DMA_DCHPRI9_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4275 #define DMA_DCHPRI9_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4276 #define DMA_DCHPRI9_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4277 /* DCHPRI8 Bit Fields */
bogdanm 0:9b334a45a8ff 4278 #define DMA_DCHPRI8_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4279 #define DMA_DCHPRI8_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4280 #define DMA_DCHPRI8_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI8_CHPRI_SHIFT))&DMA_DCHPRI8_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4281 #define DMA_DCHPRI8_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4282 #define DMA_DCHPRI8_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4283 #define DMA_DCHPRI8_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4284 #define DMA_DCHPRI8_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4285 /* DCHPRI15 Bit Fields */
bogdanm 0:9b334a45a8ff 4286 #define DMA_DCHPRI15_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4287 #define DMA_DCHPRI15_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4288 #define DMA_DCHPRI15_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI15_CHPRI_SHIFT))&DMA_DCHPRI15_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4289 #define DMA_DCHPRI15_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4290 #define DMA_DCHPRI15_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4291 #define DMA_DCHPRI15_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4292 #define DMA_DCHPRI15_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4293 /* DCHPRI14 Bit Fields */
bogdanm 0:9b334a45a8ff 4294 #define DMA_DCHPRI14_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4295 #define DMA_DCHPRI14_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4296 #define DMA_DCHPRI14_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI14_CHPRI_SHIFT))&DMA_DCHPRI14_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4297 #define DMA_DCHPRI14_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4298 #define DMA_DCHPRI14_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4299 #define DMA_DCHPRI14_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4300 #define DMA_DCHPRI14_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4301 /* DCHPRI13 Bit Fields */
bogdanm 0:9b334a45a8ff 4302 #define DMA_DCHPRI13_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4303 #define DMA_DCHPRI13_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4304 #define DMA_DCHPRI13_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI13_CHPRI_SHIFT))&DMA_DCHPRI13_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4305 #define DMA_DCHPRI13_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4306 #define DMA_DCHPRI13_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4307 #define DMA_DCHPRI13_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4308 #define DMA_DCHPRI13_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4309 /* DCHPRI12 Bit Fields */
bogdanm 0:9b334a45a8ff 4310 #define DMA_DCHPRI12_CHPRI_MASK 0xFu
bogdanm 0:9b334a45a8ff 4311 #define DMA_DCHPRI12_CHPRI_SHIFT 0
bogdanm 0:9b334a45a8ff 4312 #define DMA_DCHPRI12_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI12_CHPRI_SHIFT))&DMA_DCHPRI12_CHPRI_MASK)
bogdanm 0:9b334a45a8ff 4313 #define DMA_DCHPRI12_DPA_MASK 0x40u
bogdanm 0:9b334a45a8ff 4314 #define DMA_DCHPRI12_DPA_SHIFT 6
bogdanm 0:9b334a45a8ff 4315 #define DMA_DCHPRI12_ECP_MASK 0x80u
bogdanm 0:9b334a45a8ff 4316 #define DMA_DCHPRI12_ECP_SHIFT 7
bogdanm 0:9b334a45a8ff 4317 /* SADDR Bit Fields */
bogdanm 0:9b334a45a8ff 4318 #define DMA_SADDR_SADDR_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 4319 #define DMA_SADDR_SADDR_SHIFT 0
bogdanm 0:9b334a45a8ff 4320 #define DMA_SADDR_SADDR(x) (((uint32_t)(((uint32_t)(x))<<DMA_SADDR_SADDR_SHIFT))&DMA_SADDR_SADDR_MASK)
bogdanm 0:9b334a45a8ff 4321 /* SOFF Bit Fields */
bogdanm 0:9b334a45a8ff 4322 #define DMA_SOFF_SOFF_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 4323 #define DMA_SOFF_SOFF_SHIFT 0
bogdanm 0:9b334a45a8ff 4324 #define DMA_SOFF_SOFF(x) (((uint16_t)(((uint16_t)(x))<<DMA_SOFF_SOFF_SHIFT))&DMA_SOFF_SOFF_MASK)
bogdanm 0:9b334a45a8ff 4325 /* ATTR Bit Fields */
bogdanm 0:9b334a45a8ff 4326 #define DMA_ATTR_DSIZE_MASK 0x7u
bogdanm 0:9b334a45a8ff 4327 #define DMA_ATTR_DSIZE_SHIFT 0
bogdanm 0:9b334a45a8ff 4328 #define DMA_ATTR_DSIZE(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_DSIZE_SHIFT))&DMA_ATTR_DSIZE_MASK)
bogdanm 0:9b334a45a8ff 4329 #define DMA_ATTR_DMOD_MASK 0xF8u
bogdanm 0:9b334a45a8ff 4330 #define DMA_ATTR_DMOD_SHIFT 3
bogdanm 0:9b334a45a8ff 4331 #define DMA_ATTR_DMOD(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_DMOD_SHIFT))&DMA_ATTR_DMOD_MASK)
bogdanm 0:9b334a45a8ff 4332 #define DMA_ATTR_SSIZE_MASK 0x700u
bogdanm 0:9b334a45a8ff 4333 #define DMA_ATTR_SSIZE_SHIFT 8
bogdanm 0:9b334a45a8ff 4334 #define DMA_ATTR_SSIZE(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_SSIZE_SHIFT))&DMA_ATTR_SSIZE_MASK)
bogdanm 0:9b334a45a8ff 4335 #define DMA_ATTR_SMOD_MASK 0xF800u
bogdanm 0:9b334a45a8ff 4336 #define DMA_ATTR_SMOD_SHIFT 11
bogdanm 0:9b334a45a8ff 4337 #define DMA_ATTR_SMOD(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_SMOD_SHIFT))&DMA_ATTR_SMOD_MASK)
bogdanm 0:9b334a45a8ff 4338 /* NBYTES_MLNO Bit Fields */
bogdanm 0:9b334a45a8ff 4339 #define DMA_NBYTES_MLNO_NBYTES_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 4340 #define DMA_NBYTES_MLNO_NBYTES_SHIFT 0
bogdanm 0:9b334a45a8ff 4341 #define DMA_NBYTES_MLNO_NBYTES(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLNO_NBYTES_SHIFT))&DMA_NBYTES_MLNO_NBYTES_MASK)
bogdanm 0:9b334a45a8ff 4342 /* NBYTES_MLOFFNO Bit Fields */
bogdanm 0:9b334a45a8ff 4343 #define DMA_NBYTES_MLOFFNO_NBYTES_MASK 0x3FFFFFFFu
bogdanm 0:9b334a45a8ff 4344 #define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT 0
bogdanm 0:9b334a45a8ff 4345 #define DMA_NBYTES_MLOFFNO_NBYTES(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&DMA_NBYTES_MLOFFNO_NBYTES_MASK)
bogdanm 0:9b334a45a8ff 4346 #define DMA_NBYTES_MLOFFNO_DMLOE_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 4347 #define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT 30
bogdanm 0:9b334a45a8ff 4348 #define DMA_NBYTES_MLOFFNO_SMLOE_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 4349 #define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT 31
bogdanm 0:9b334a45a8ff 4350 /* NBYTES_MLOFFYES Bit Fields */
bogdanm 0:9b334a45a8ff 4351 #define DMA_NBYTES_MLOFFYES_NBYTES_MASK 0x3FFu
bogdanm 0:9b334a45a8ff 4352 #define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT 0
bogdanm 0:9b334a45a8ff 4353 #define DMA_NBYTES_MLOFFYES_NBYTES(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&DMA_NBYTES_MLOFFYES_NBYTES_MASK)
bogdanm 0:9b334a45a8ff 4354 #define DMA_NBYTES_MLOFFYES_MLOFF_MASK 0x3FFFFC00u
bogdanm 0:9b334a45a8ff 4355 #define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT 10
bogdanm 0:9b334a45a8ff 4356 #define DMA_NBYTES_MLOFFYES_MLOFF(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&DMA_NBYTES_MLOFFYES_MLOFF_MASK)
bogdanm 0:9b334a45a8ff 4357 #define DMA_NBYTES_MLOFFYES_DMLOE_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 4358 #define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT 30
bogdanm 0:9b334a45a8ff 4359 #define DMA_NBYTES_MLOFFYES_SMLOE_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 4360 #define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT 31
bogdanm 0:9b334a45a8ff 4361 /* SLAST Bit Fields */
bogdanm 0:9b334a45a8ff 4362 #define DMA_SLAST_SLAST_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 4363 #define DMA_SLAST_SLAST_SHIFT 0
bogdanm 0:9b334a45a8ff 4364 #define DMA_SLAST_SLAST(x) (((uint32_t)(((uint32_t)(x))<<DMA_SLAST_SLAST_SHIFT))&DMA_SLAST_SLAST_MASK)
bogdanm 0:9b334a45a8ff 4365 /* DADDR Bit Fields */
bogdanm 0:9b334a45a8ff 4366 #define DMA_DADDR_DADDR_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 4367 #define DMA_DADDR_DADDR_SHIFT 0
bogdanm 0:9b334a45a8ff 4368 #define DMA_DADDR_DADDR(x) (((uint32_t)(((uint32_t)(x))<<DMA_DADDR_DADDR_SHIFT))&DMA_DADDR_DADDR_MASK)
bogdanm 0:9b334a45a8ff 4369 /* DOFF Bit Fields */
bogdanm 0:9b334a45a8ff 4370 #define DMA_DOFF_DOFF_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 4371 #define DMA_DOFF_DOFF_SHIFT 0
bogdanm 0:9b334a45a8ff 4372 #define DMA_DOFF_DOFF(x) (((uint16_t)(((uint16_t)(x))<<DMA_DOFF_DOFF_SHIFT))&DMA_DOFF_DOFF_MASK)
bogdanm 0:9b334a45a8ff 4373 /* CITER_ELINKNO Bit Fields */
bogdanm 0:9b334a45a8ff 4374 #define DMA_CITER_ELINKNO_CITER_MASK 0x7FFFu
bogdanm 0:9b334a45a8ff 4375 #define DMA_CITER_ELINKNO_CITER_SHIFT 0
bogdanm 0:9b334a45a8ff 4376 #define DMA_CITER_ELINKNO_CITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_CITER_ELINKNO_CITER_SHIFT))&DMA_CITER_ELINKNO_CITER_MASK)
bogdanm 0:9b334a45a8ff 4377 #define DMA_CITER_ELINKNO_ELINK_MASK 0x8000u
bogdanm 0:9b334a45a8ff 4378 #define DMA_CITER_ELINKNO_ELINK_SHIFT 15
bogdanm 0:9b334a45a8ff 4379 /* CITER_ELINKYES Bit Fields */
bogdanm 0:9b334a45a8ff 4380 #define DMA_CITER_ELINKYES_CITER_MASK 0x1FFu
bogdanm 0:9b334a45a8ff 4381 #define DMA_CITER_ELINKYES_CITER_SHIFT 0
bogdanm 0:9b334a45a8ff 4382 #define DMA_CITER_ELINKYES_CITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_CITER_ELINKYES_CITER_SHIFT))&DMA_CITER_ELINKYES_CITER_MASK)
bogdanm 0:9b334a45a8ff 4383 #define DMA_CITER_ELINKYES_LINKCH_MASK 0x1E00u
bogdanm 0:9b334a45a8ff 4384 #define DMA_CITER_ELINKYES_LINKCH_SHIFT 9
bogdanm 0:9b334a45a8ff 4385 #define DMA_CITER_ELINKYES_LINKCH(x) (((uint16_t)(((uint16_t)(x))<<DMA_CITER_ELINKYES_LINKCH_SHIFT))&DMA_CITER_ELINKYES_LINKCH_MASK)
bogdanm 0:9b334a45a8ff 4386 #define DMA_CITER_ELINKYES_ELINK_MASK 0x8000u
bogdanm 0:9b334a45a8ff 4387 #define DMA_CITER_ELINKYES_ELINK_SHIFT 15
bogdanm 0:9b334a45a8ff 4388 /* DLAST_SGA Bit Fields */
bogdanm 0:9b334a45a8ff 4389 #define DMA_DLAST_SGA_DLASTSGA_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 4390 #define DMA_DLAST_SGA_DLASTSGA_SHIFT 0
bogdanm 0:9b334a45a8ff 4391 #define DMA_DLAST_SGA_DLASTSGA(x) (((uint32_t)(((uint32_t)(x))<<DMA_DLAST_SGA_DLASTSGA_SHIFT))&DMA_DLAST_SGA_DLASTSGA_MASK)
bogdanm 0:9b334a45a8ff 4392 /* CSR Bit Fields */
bogdanm 0:9b334a45a8ff 4393 #define DMA_CSR_START_MASK 0x1u
bogdanm 0:9b334a45a8ff 4394 #define DMA_CSR_START_SHIFT 0
bogdanm 0:9b334a45a8ff 4395 #define DMA_CSR_INTMAJOR_MASK 0x2u
bogdanm 0:9b334a45a8ff 4396 #define DMA_CSR_INTMAJOR_SHIFT 1
bogdanm 0:9b334a45a8ff 4397 #define DMA_CSR_INTHALF_MASK 0x4u
bogdanm 0:9b334a45a8ff 4398 #define DMA_CSR_INTHALF_SHIFT 2
bogdanm 0:9b334a45a8ff 4399 #define DMA_CSR_DREQ_MASK 0x8u
bogdanm 0:9b334a45a8ff 4400 #define DMA_CSR_DREQ_SHIFT 3
bogdanm 0:9b334a45a8ff 4401 #define DMA_CSR_ESG_MASK 0x10u
bogdanm 0:9b334a45a8ff 4402 #define DMA_CSR_ESG_SHIFT 4
bogdanm 0:9b334a45a8ff 4403 #define DMA_CSR_MAJORELINK_MASK 0x20u
bogdanm 0:9b334a45a8ff 4404 #define DMA_CSR_MAJORELINK_SHIFT 5
bogdanm 0:9b334a45a8ff 4405 #define DMA_CSR_ACTIVE_MASK 0x40u
bogdanm 0:9b334a45a8ff 4406 #define DMA_CSR_ACTIVE_SHIFT 6
bogdanm 0:9b334a45a8ff 4407 #define DMA_CSR_DONE_MASK 0x80u
bogdanm 0:9b334a45a8ff 4408 #define DMA_CSR_DONE_SHIFT 7
bogdanm 0:9b334a45a8ff 4409 #define DMA_CSR_MAJORLINKCH_MASK 0xF00u
bogdanm 0:9b334a45a8ff 4410 #define DMA_CSR_MAJORLINKCH_SHIFT 8
bogdanm 0:9b334a45a8ff 4411 #define DMA_CSR_MAJORLINKCH(x) (((uint16_t)(((uint16_t)(x))<<DMA_CSR_MAJORLINKCH_SHIFT))&DMA_CSR_MAJORLINKCH_MASK)
bogdanm 0:9b334a45a8ff 4412 #define DMA_CSR_BWC_MASK 0xC000u
bogdanm 0:9b334a45a8ff 4413 #define DMA_CSR_BWC_SHIFT 14
bogdanm 0:9b334a45a8ff 4414 #define DMA_CSR_BWC(x) (((uint16_t)(((uint16_t)(x))<<DMA_CSR_BWC_SHIFT))&DMA_CSR_BWC_MASK)
bogdanm 0:9b334a45a8ff 4415 /* BITER_ELINKNO Bit Fields */
bogdanm 0:9b334a45a8ff 4416 #define DMA_BITER_ELINKNO_BITER_MASK 0x7FFFu
bogdanm 0:9b334a45a8ff 4417 #define DMA_BITER_ELINKNO_BITER_SHIFT 0
bogdanm 0:9b334a45a8ff 4418 #define DMA_BITER_ELINKNO_BITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_BITER_ELINKNO_BITER_SHIFT))&DMA_BITER_ELINKNO_BITER_MASK)
bogdanm 0:9b334a45a8ff 4419 #define DMA_BITER_ELINKNO_ELINK_MASK 0x8000u
bogdanm 0:9b334a45a8ff 4420 #define DMA_BITER_ELINKNO_ELINK_SHIFT 15
bogdanm 0:9b334a45a8ff 4421 /* BITER_ELINKYES Bit Fields */
bogdanm 0:9b334a45a8ff 4422 #define DMA_BITER_ELINKYES_BITER_MASK 0x1FFu
bogdanm 0:9b334a45a8ff 4423 #define DMA_BITER_ELINKYES_BITER_SHIFT 0
bogdanm 0:9b334a45a8ff 4424 #define DMA_BITER_ELINKYES_BITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_BITER_ELINKYES_BITER_SHIFT))&DMA_BITER_ELINKYES_BITER_MASK)
bogdanm 0:9b334a45a8ff 4425 #define DMA_BITER_ELINKYES_LINKCH_MASK 0x1E00u
bogdanm 0:9b334a45a8ff 4426 #define DMA_BITER_ELINKYES_LINKCH_SHIFT 9
bogdanm 0:9b334a45a8ff 4427 #define DMA_BITER_ELINKYES_LINKCH(x) (((uint16_t)(((uint16_t)(x))<<DMA_BITER_ELINKYES_LINKCH_SHIFT))&DMA_BITER_ELINKYES_LINKCH_MASK)
bogdanm 0:9b334a45a8ff 4428 #define DMA_BITER_ELINKYES_ELINK_MASK 0x8000u
bogdanm 0:9b334a45a8ff 4429 #define DMA_BITER_ELINKYES_ELINK_SHIFT 15
bogdanm 0:9b334a45a8ff 4430
bogdanm 0:9b334a45a8ff 4431 /*!
bogdanm 0:9b334a45a8ff 4432 * @}
bogdanm 0:9b334a45a8ff 4433 */ /* end of group DMA_Register_Masks */
bogdanm 0:9b334a45a8ff 4434
bogdanm 0:9b334a45a8ff 4435
bogdanm 0:9b334a45a8ff 4436 /* DMA - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 4437 /** Peripheral DMA base address */
bogdanm 0:9b334a45a8ff 4438 #define DMA_BASE (0x40008000u)
bogdanm 0:9b334a45a8ff 4439 /** Peripheral DMA base pointer */
bogdanm 0:9b334a45a8ff 4440 #define DMA0 ((DMA_Type *)DMA_BASE)
bogdanm 0:9b334a45a8ff 4441 #define DMA_BASE_PTR (DMA0)
bogdanm 0:9b334a45a8ff 4442 /** Array initializer of DMA peripheral base addresses */
bogdanm 0:9b334a45a8ff 4443 #define DMA_BASE_ADDRS { DMA_BASE }
bogdanm 0:9b334a45a8ff 4444 /** Array initializer of DMA peripheral base pointers */
bogdanm 0:9b334a45a8ff 4445 #define DMA_BASE_PTRS { DMA0 }
bogdanm 0:9b334a45a8ff 4446 /** Interrupt vectors for the DMA peripheral type */
bogdanm 0:9b334a45a8ff 4447 #define DMA_CHN_IRQS { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn, DMA14_IRQn, DMA15_IRQn }
bogdanm 0:9b334a45a8ff 4448 #define DMA_ERROR_IRQS { DMA_Error_IRQn }
bogdanm 0:9b334a45a8ff 4449
bogdanm 0:9b334a45a8ff 4450 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4451 -- DMA - Register accessor macros
bogdanm 0:9b334a45a8ff 4452 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4453
bogdanm 0:9b334a45a8ff 4454 /*!
bogdanm 0:9b334a45a8ff 4455 * @addtogroup DMA_Register_Accessor_Macros DMA - Register accessor macros
bogdanm 0:9b334a45a8ff 4456 * @{
bogdanm 0:9b334a45a8ff 4457 */
bogdanm 0:9b334a45a8ff 4458
bogdanm 0:9b334a45a8ff 4459
bogdanm 0:9b334a45a8ff 4460 /* DMA - Register instance definitions */
bogdanm 0:9b334a45a8ff 4461 /* DMA */
bogdanm 0:9b334a45a8ff 4462 #define DMA_CR DMA_CR_REG(DMA0)
bogdanm 0:9b334a45a8ff 4463 #define DMA_ES DMA_ES_REG(DMA0)
bogdanm 0:9b334a45a8ff 4464 #define DMA_ERQ DMA_ERQ_REG(DMA0)
bogdanm 0:9b334a45a8ff 4465 #define DMA_EEI DMA_EEI_REG(DMA0)
bogdanm 0:9b334a45a8ff 4466 #define DMA_CEEI DMA_CEEI_REG(DMA0)
bogdanm 0:9b334a45a8ff 4467 #define DMA_SEEI DMA_SEEI_REG(DMA0)
bogdanm 0:9b334a45a8ff 4468 #define DMA_CERQ DMA_CERQ_REG(DMA0)
bogdanm 0:9b334a45a8ff 4469 #define DMA_SERQ DMA_SERQ_REG(DMA0)
bogdanm 0:9b334a45a8ff 4470 #define DMA_CDNE DMA_CDNE_REG(DMA0)
bogdanm 0:9b334a45a8ff 4471 #define DMA_SSRT DMA_SSRT_REG(DMA0)
bogdanm 0:9b334a45a8ff 4472 #define DMA_CERR DMA_CERR_REG(DMA0)
bogdanm 0:9b334a45a8ff 4473 #define DMA_CINT DMA_CINT_REG(DMA0)
bogdanm 0:9b334a45a8ff 4474 #define DMA_INT DMA_INT_REG(DMA0)
bogdanm 0:9b334a45a8ff 4475 #define DMA_ERR DMA_ERR_REG(DMA0)
bogdanm 0:9b334a45a8ff 4476 #define DMA_HRS DMA_HRS_REG(DMA0)
bogdanm 0:9b334a45a8ff 4477 #define DMA_DCHPRI3 DMA_DCHPRI3_REG(DMA0)
bogdanm 0:9b334a45a8ff 4478 #define DMA_DCHPRI2 DMA_DCHPRI2_REG(DMA0)
bogdanm 0:9b334a45a8ff 4479 #define DMA_DCHPRI1 DMA_DCHPRI1_REG(DMA0)
bogdanm 0:9b334a45a8ff 4480 #define DMA_DCHPRI0 DMA_DCHPRI0_REG(DMA0)
bogdanm 0:9b334a45a8ff 4481 #define DMA_DCHPRI7 DMA_DCHPRI7_REG(DMA0)
bogdanm 0:9b334a45a8ff 4482 #define DMA_DCHPRI6 DMA_DCHPRI6_REG(DMA0)
bogdanm 0:9b334a45a8ff 4483 #define DMA_DCHPRI5 DMA_DCHPRI5_REG(DMA0)
bogdanm 0:9b334a45a8ff 4484 #define DMA_DCHPRI4 DMA_DCHPRI4_REG(DMA0)
bogdanm 0:9b334a45a8ff 4485 #define DMA_DCHPRI11 DMA_DCHPRI11_REG(DMA0)
bogdanm 0:9b334a45a8ff 4486 #define DMA_DCHPRI10 DMA_DCHPRI10_REG(DMA0)
bogdanm 0:9b334a45a8ff 4487 #define DMA_DCHPRI9 DMA_DCHPRI9_REG(DMA0)
bogdanm 0:9b334a45a8ff 4488 #define DMA_DCHPRI8 DMA_DCHPRI8_REG(DMA0)
bogdanm 0:9b334a45a8ff 4489 #define DMA_DCHPRI15 DMA_DCHPRI15_REG(DMA0)
bogdanm 0:9b334a45a8ff 4490 #define DMA_DCHPRI14 DMA_DCHPRI14_REG(DMA0)
bogdanm 0:9b334a45a8ff 4491 #define DMA_DCHPRI13 DMA_DCHPRI13_REG(DMA0)
bogdanm 0:9b334a45a8ff 4492 #define DMA_DCHPRI12 DMA_DCHPRI12_REG(DMA0)
bogdanm 0:9b334a45a8ff 4493 #define DMA_TCD0_SADDR DMA_SADDR_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4494 #define DMA_TCD0_SOFF DMA_SOFF_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4495 #define DMA_TCD0_ATTR DMA_ATTR_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4496 #define DMA_TCD0_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4497 #define DMA_TCD0_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4498 #define DMA_TCD0_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4499 #define DMA_TCD0_SLAST DMA_SLAST_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4500 #define DMA_TCD0_DADDR DMA_DADDR_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4501 #define DMA_TCD0_DOFF DMA_DOFF_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4502 #define DMA_TCD0_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4503 #define DMA_TCD0_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4504 #define DMA_TCD0_DLASTSGA DMA_DLAST_SGA_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4505 #define DMA_TCD0_CSR DMA_CSR_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4506 #define DMA_TCD0_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4507 #define DMA_TCD0_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,0)
bogdanm 0:9b334a45a8ff 4508 #define DMA_TCD1_SADDR DMA_SADDR_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4509 #define DMA_TCD1_SOFF DMA_SOFF_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4510 #define DMA_TCD1_ATTR DMA_ATTR_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4511 #define DMA_TCD1_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4512 #define DMA_TCD1_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4513 #define DMA_TCD1_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4514 #define DMA_TCD1_SLAST DMA_SLAST_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4515 #define DMA_TCD1_DADDR DMA_DADDR_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4516 #define DMA_TCD1_DOFF DMA_DOFF_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4517 #define DMA_TCD1_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4518 #define DMA_TCD1_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4519 #define DMA_TCD1_DLASTSGA DMA_DLAST_SGA_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4520 #define DMA_TCD1_CSR DMA_CSR_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4521 #define DMA_TCD1_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4522 #define DMA_TCD1_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,1)
bogdanm 0:9b334a45a8ff 4523 #define DMA_TCD2_SADDR DMA_SADDR_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4524 #define DMA_TCD2_SOFF DMA_SOFF_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4525 #define DMA_TCD2_ATTR DMA_ATTR_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4526 #define DMA_TCD2_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4527 #define DMA_TCD2_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4528 #define DMA_TCD2_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4529 #define DMA_TCD2_SLAST DMA_SLAST_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4530 #define DMA_TCD2_DADDR DMA_DADDR_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4531 #define DMA_TCD2_DOFF DMA_DOFF_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4532 #define DMA_TCD2_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4533 #define DMA_TCD2_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4534 #define DMA_TCD2_DLASTSGA DMA_DLAST_SGA_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4535 #define DMA_TCD2_CSR DMA_CSR_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4536 #define DMA_TCD2_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4537 #define DMA_TCD2_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,2)
bogdanm 0:9b334a45a8ff 4538 #define DMA_TCD3_SADDR DMA_SADDR_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4539 #define DMA_TCD3_SOFF DMA_SOFF_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4540 #define DMA_TCD3_ATTR DMA_ATTR_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4541 #define DMA_TCD3_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4542 #define DMA_TCD3_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4543 #define DMA_TCD3_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4544 #define DMA_TCD3_SLAST DMA_SLAST_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4545 #define DMA_TCD3_DADDR DMA_DADDR_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4546 #define DMA_TCD3_DOFF DMA_DOFF_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4547 #define DMA_TCD3_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4548 #define DMA_TCD3_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4549 #define DMA_TCD3_DLASTSGA DMA_DLAST_SGA_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4550 #define DMA_TCD3_CSR DMA_CSR_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4551 #define DMA_TCD3_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4552 #define DMA_TCD3_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,3)
bogdanm 0:9b334a45a8ff 4553 #define DMA_TCD4_SADDR DMA_SADDR_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4554 #define DMA_TCD4_SOFF DMA_SOFF_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4555 #define DMA_TCD4_ATTR DMA_ATTR_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4556 #define DMA_TCD4_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4557 #define DMA_TCD4_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4558 #define DMA_TCD4_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4559 #define DMA_TCD4_SLAST DMA_SLAST_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4560 #define DMA_TCD4_DADDR DMA_DADDR_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4561 #define DMA_TCD4_DOFF DMA_DOFF_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4562 #define DMA_TCD4_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4563 #define DMA_TCD4_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4564 #define DMA_TCD4_DLASTSGA DMA_DLAST_SGA_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4565 #define DMA_TCD4_CSR DMA_CSR_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4566 #define DMA_TCD4_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4567 #define DMA_TCD4_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,4)
bogdanm 0:9b334a45a8ff 4568 #define DMA_TCD5_SADDR DMA_SADDR_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4569 #define DMA_TCD5_SOFF DMA_SOFF_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4570 #define DMA_TCD5_ATTR DMA_ATTR_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4571 #define DMA_TCD5_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4572 #define DMA_TCD5_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4573 #define DMA_TCD5_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4574 #define DMA_TCD5_SLAST DMA_SLAST_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4575 #define DMA_TCD5_DADDR DMA_DADDR_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4576 #define DMA_TCD5_DOFF DMA_DOFF_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4577 #define DMA_TCD5_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4578 #define DMA_TCD5_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4579 #define DMA_TCD5_DLASTSGA DMA_DLAST_SGA_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4580 #define DMA_TCD5_CSR DMA_CSR_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4581 #define DMA_TCD5_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4582 #define DMA_TCD5_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,5)
bogdanm 0:9b334a45a8ff 4583 #define DMA_TCD6_SADDR DMA_SADDR_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4584 #define DMA_TCD6_SOFF DMA_SOFF_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4585 #define DMA_TCD6_ATTR DMA_ATTR_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4586 #define DMA_TCD6_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4587 #define DMA_TCD6_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4588 #define DMA_TCD6_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4589 #define DMA_TCD6_SLAST DMA_SLAST_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4590 #define DMA_TCD6_DADDR DMA_DADDR_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4591 #define DMA_TCD6_DOFF DMA_DOFF_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4592 #define DMA_TCD6_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4593 #define DMA_TCD6_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4594 #define DMA_TCD6_DLASTSGA DMA_DLAST_SGA_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4595 #define DMA_TCD6_CSR DMA_CSR_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4596 #define DMA_TCD6_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4597 #define DMA_TCD6_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,6)
bogdanm 0:9b334a45a8ff 4598 #define DMA_TCD7_SADDR DMA_SADDR_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4599 #define DMA_TCD7_SOFF DMA_SOFF_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4600 #define DMA_TCD7_ATTR DMA_ATTR_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4601 #define DMA_TCD7_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4602 #define DMA_TCD7_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4603 #define DMA_TCD7_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4604 #define DMA_TCD7_SLAST DMA_SLAST_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4605 #define DMA_TCD7_DADDR DMA_DADDR_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4606 #define DMA_TCD7_DOFF DMA_DOFF_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4607 #define DMA_TCD7_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4608 #define DMA_TCD7_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4609 #define DMA_TCD7_DLASTSGA DMA_DLAST_SGA_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4610 #define DMA_TCD7_CSR DMA_CSR_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4611 #define DMA_TCD7_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4612 #define DMA_TCD7_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,7)
bogdanm 0:9b334a45a8ff 4613 #define DMA_TCD8_SADDR DMA_SADDR_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4614 #define DMA_TCD8_SOFF DMA_SOFF_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4615 #define DMA_TCD8_ATTR DMA_ATTR_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4616 #define DMA_TCD8_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4617 #define DMA_TCD8_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4618 #define DMA_TCD8_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4619 #define DMA_TCD8_SLAST DMA_SLAST_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4620 #define DMA_TCD8_DADDR DMA_DADDR_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4621 #define DMA_TCD8_DOFF DMA_DOFF_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4622 #define DMA_TCD8_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4623 #define DMA_TCD8_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4624 #define DMA_TCD8_DLASTSGA DMA_DLAST_SGA_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4625 #define DMA_TCD8_CSR DMA_CSR_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4626 #define DMA_TCD8_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4627 #define DMA_TCD8_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,8)
bogdanm 0:9b334a45a8ff 4628 #define DMA_TCD9_SADDR DMA_SADDR_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4629 #define DMA_TCD9_SOFF DMA_SOFF_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4630 #define DMA_TCD9_ATTR DMA_ATTR_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4631 #define DMA_TCD9_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4632 #define DMA_TCD9_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4633 #define DMA_TCD9_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4634 #define DMA_TCD9_SLAST DMA_SLAST_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4635 #define DMA_TCD9_DADDR DMA_DADDR_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4636 #define DMA_TCD9_DOFF DMA_DOFF_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4637 #define DMA_TCD9_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4638 #define DMA_TCD9_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4639 #define DMA_TCD9_DLASTSGA DMA_DLAST_SGA_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4640 #define DMA_TCD9_CSR DMA_CSR_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4641 #define DMA_TCD9_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4642 #define DMA_TCD9_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,9)
bogdanm 0:9b334a45a8ff 4643 #define DMA_TCD10_SADDR DMA_SADDR_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4644 #define DMA_TCD10_SOFF DMA_SOFF_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4645 #define DMA_TCD10_ATTR DMA_ATTR_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4646 #define DMA_TCD10_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4647 #define DMA_TCD10_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4648 #define DMA_TCD10_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4649 #define DMA_TCD10_SLAST DMA_SLAST_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4650 #define DMA_TCD10_DADDR DMA_DADDR_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4651 #define DMA_TCD10_DOFF DMA_DOFF_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4652 #define DMA_TCD10_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4653 #define DMA_TCD10_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4654 #define DMA_TCD10_DLASTSGA DMA_DLAST_SGA_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4655 #define DMA_TCD10_CSR DMA_CSR_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4656 #define DMA_TCD10_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4657 #define DMA_TCD10_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,10)
bogdanm 0:9b334a45a8ff 4658 #define DMA_TCD11_SADDR DMA_SADDR_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4659 #define DMA_TCD11_SOFF DMA_SOFF_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4660 #define DMA_TCD11_ATTR DMA_ATTR_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4661 #define DMA_TCD11_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4662 #define DMA_TCD11_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4663 #define DMA_TCD11_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4664 #define DMA_TCD11_SLAST DMA_SLAST_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4665 #define DMA_TCD11_DADDR DMA_DADDR_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4666 #define DMA_TCD11_DOFF DMA_DOFF_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4667 #define DMA_TCD11_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4668 #define DMA_TCD11_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4669 #define DMA_TCD11_DLASTSGA DMA_DLAST_SGA_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4670 #define DMA_TCD11_CSR DMA_CSR_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4671 #define DMA_TCD11_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4672 #define DMA_TCD11_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,11)
bogdanm 0:9b334a45a8ff 4673 #define DMA_TCD12_SADDR DMA_SADDR_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4674 #define DMA_TCD12_SOFF DMA_SOFF_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4675 #define DMA_TCD12_ATTR DMA_ATTR_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4676 #define DMA_TCD12_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4677 #define DMA_TCD12_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4678 #define DMA_TCD12_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4679 #define DMA_TCD12_SLAST DMA_SLAST_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4680 #define DMA_TCD12_DADDR DMA_DADDR_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4681 #define DMA_TCD12_DOFF DMA_DOFF_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4682 #define DMA_TCD12_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4683 #define DMA_TCD12_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4684 #define DMA_TCD12_DLASTSGA DMA_DLAST_SGA_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4685 #define DMA_TCD12_CSR DMA_CSR_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4686 #define DMA_TCD12_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4687 #define DMA_TCD12_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,12)
bogdanm 0:9b334a45a8ff 4688 #define DMA_TCD13_SADDR DMA_SADDR_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4689 #define DMA_TCD13_SOFF DMA_SOFF_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4690 #define DMA_TCD13_ATTR DMA_ATTR_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4691 #define DMA_TCD13_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4692 #define DMA_TCD13_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4693 #define DMA_TCD13_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4694 #define DMA_TCD13_SLAST DMA_SLAST_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4695 #define DMA_TCD13_DADDR DMA_DADDR_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4696 #define DMA_TCD13_DOFF DMA_DOFF_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4697 #define DMA_TCD13_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4698 #define DMA_TCD13_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4699 #define DMA_TCD13_DLASTSGA DMA_DLAST_SGA_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4700 #define DMA_TCD13_CSR DMA_CSR_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4701 #define DMA_TCD13_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4702 #define DMA_TCD13_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,13)
bogdanm 0:9b334a45a8ff 4703 #define DMA_TCD14_SADDR DMA_SADDR_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4704 #define DMA_TCD14_SOFF DMA_SOFF_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4705 #define DMA_TCD14_ATTR DMA_ATTR_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4706 #define DMA_TCD14_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4707 #define DMA_TCD14_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4708 #define DMA_TCD14_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4709 #define DMA_TCD14_SLAST DMA_SLAST_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4710 #define DMA_TCD14_DADDR DMA_DADDR_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4711 #define DMA_TCD14_DOFF DMA_DOFF_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4712 #define DMA_TCD14_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4713 #define DMA_TCD14_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4714 #define DMA_TCD14_DLASTSGA DMA_DLAST_SGA_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4715 #define DMA_TCD14_CSR DMA_CSR_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4716 #define DMA_TCD14_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4717 #define DMA_TCD14_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,14)
bogdanm 0:9b334a45a8ff 4718 #define DMA_TCD15_SADDR DMA_SADDR_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4719 #define DMA_TCD15_SOFF DMA_SOFF_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4720 #define DMA_TCD15_ATTR DMA_ATTR_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4721 #define DMA_TCD15_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4722 #define DMA_TCD15_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4723 #define DMA_TCD15_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4724 #define DMA_TCD15_SLAST DMA_SLAST_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4725 #define DMA_TCD15_DADDR DMA_DADDR_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4726 #define DMA_TCD15_DOFF DMA_DOFF_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4727 #define DMA_TCD15_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4728 #define DMA_TCD15_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4729 #define DMA_TCD15_DLASTSGA DMA_DLAST_SGA_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4730 #define DMA_TCD15_CSR DMA_CSR_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4731 #define DMA_TCD15_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4732 #define DMA_TCD15_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,15)
bogdanm 0:9b334a45a8ff 4733
bogdanm 0:9b334a45a8ff 4734 /* DMA - Register array accessors */
bogdanm 0:9b334a45a8ff 4735 #define DMA_SADDR(index) DMA_SADDR_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4736 #define DMA_SOFF(index) DMA_SOFF_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4737 #define DMA_ATTR(index) DMA_ATTR_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4738 #define DMA_NBYTES_MLNO(index) DMA_NBYTES_MLNO_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4739 #define DMA_NBYTES_MLOFFNO(index) DMA_NBYTES_MLOFFNO_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4740 #define DMA_NBYTES_MLOFFYES(index) DMA_NBYTES_MLOFFYES_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4741 #define DMA_SLAST(index) DMA_SLAST_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4742 #define DMA_DADDR(index) DMA_DADDR_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4743 #define DMA_DOFF(index) DMA_DOFF_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4744 #define DMA_CITER_ELINKNO(index) DMA_CITER_ELINKNO_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4745 #define DMA_CITER_ELINKYES(index) DMA_CITER_ELINKYES_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4746 #define DMA_DLAST_SGA(index) DMA_DLAST_SGA_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4747 #define DMA_CSR(index) DMA_CSR_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4748 #define DMA_BITER_ELINKNO(index) DMA_BITER_ELINKNO_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4749 #define DMA_BITER_ELINKYES(index) DMA_BITER_ELINKYES_REG(DMA0,index)
bogdanm 0:9b334a45a8ff 4750
bogdanm 0:9b334a45a8ff 4751 /*!
bogdanm 0:9b334a45a8ff 4752 * @}
bogdanm 0:9b334a45a8ff 4753 */ /* end of group DMA_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 4754
bogdanm 0:9b334a45a8ff 4755
bogdanm 0:9b334a45a8ff 4756 /*!
bogdanm 0:9b334a45a8ff 4757 * @}
bogdanm 0:9b334a45a8ff 4758 */ /* end of group DMA_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 4759
bogdanm 0:9b334a45a8ff 4760
bogdanm 0:9b334a45a8ff 4761 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4762 -- DMAMUX Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4763 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4764
bogdanm 0:9b334a45a8ff 4765 /*!
bogdanm 0:9b334a45a8ff 4766 * @addtogroup DMAMUX_Peripheral_Access_Layer DMAMUX Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4767 * @{
bogdanm 0:9b334a45a8ff 4768 */
bogdanm 0:9b334a45a8ff 4769
bogdanm 0:9b334a45a8ff 4770 /** DMAMUX - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 4771 typedef struct {
bogdanm 0:9b334a45a8ff 4772 __IO uint8_t CHCFG[16]; /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */
bogdanm 0:9b334a45a8ff 4773 } DMAMUX_Type, *DMAMUX_MemMapPtr;
bogdanm 0:9b334a45a8ff 4774
bogdanm 0:9b334a45a8ff 4775 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4776 -- DMAMUX - Register accessor macros
bogdanm 0:9b334a45a8ff 4777 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4778
bogdanm 0:9b334a45a8ff 4779 /*!
bogdanm 0:9b334a45a8ff 4780 * @addtogroup DMAMUX_Register_Accessor_Macros DMAMUX - Register accessor macros
bogdanm 0:9b334a45a8ff 4781 * @{
bogdanm 0:9b334a45a8ff 4782 */
bogdanm 0:9b334a45a8ff 4783
bogdanm 0:9b334a45a8ff 4784
bogdanm 0:9b334a45a8ff 4785 /* DMAMUX - Register accessors */
bogdanm 0:9b334a45a8ff 4786 #define DMAMUX_CHCFG_REG(base,index) ((base)->CHCFG[index])
bogdanm 0:9b334a45a8ff 4787
bogdanm 0:9b334a45a8ff 4788 /*!
bogdanm 0:9b334a45a8ff 4789 * @}
bogdanm 0:9b334a45a8ff 4790 */ /* end of group DMAMUX_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 4791
bogdanm 0:9b334a45a8ff 4792
bogdanm 0:9b334a45a8ff 4793 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4794 -- DMAMUX Register Masks
bogdanm 0:9b334a45a8ff 4795 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4796
bogdanm 0:9b334a45a8ff 4797 /*!
bogdanm 0:9b334a45a8ff 4798 * @addtogroup DMAMUX_Register_Masks DMAMUX Register Masks
bogdanm 0:9b334a45a8ff 4799 * @{
bogdanm 0:9b334a45a8ff 4800 */
bogdanm 0:9b334a45a8ff 4801
bogdanm 0:9b334a45a8ff 4802 /* CHCFG Bit Fields */
bogdanm 0:9b334a45a8ff 4803 #define DMAMUX_CHCFG_SOURCE_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 4804 #define DMAMUX_CHCFG_SOURCE_SHIFT 0
bogdanm 0:9b334a45a8ff 4805 #define DMAMUX_CHCFG_SOURCE(x) (((uint8_t)(((uint8_t)(x))<<DMAMUX_CHCFG_SOURCE_SHIFT))&DMAMUX_CHCFG_SOURCE_MASK)
bogdanm 0:9b334a45a8ff 4806 #define DMAMUX_CHCFG_TRIG_MASK 0x40u
bogdanm 0:9b334a45a8ff 4807 #define DMAMUX_CHCFG_TRIG_SHIFT 6
bogdanm 0:9b334a45a8ff 4808 #define DMAMUX_CHCFG_ENBL_MASK 0x80u
bogdanm 0:9b334a45a8ff 4809 #define DMAMUX_CHCFG_ENBL_SHIFT 7
bogdanm 0:9b334a45a8ff 4810
bogdanm 0:9b334a45a8ff 4811 /*!
bogdanm 0:9b334a45a8ff 4812 * @}
bogdanm 0:9b334a45a8ff 4813 */ /* end of group DMAMUX_Register_Masks */
bogdanm 0:9b334a45a8ff 4814
bogdanm 0:9b334a45a8ff 4815
bogdanm 0:9b334a45a8ff 4816 /* DMAMUX - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 4817 /** Peripheral DMAMUX base address */
bogdanm 0:9b334a45a8ff 4818 #define DMAMUX_BASE (0x40021000u)
bogdanm 0:9b334a45a8ff 4819 /** Peripheral DMAMUX base pointer */
bogdanm 0:9b334a45a8ff 4820 #define DMAMUX ((DMAMUX_Type *)DMAMUX_BASE)
bogdanm 0:9b334a45a8ff 4821 #define DMAMUX_BASE_PTR (DMAMUX)
bogdanm 0:9b334a45a8ff 4822 /** Array initializer of DMAMUX peripheral base addresses */
bogdanm 0:9b334a45a8ff 4823 #define DMAMUX_BASE_ADDRS { DMAMUX_BASE }
bogdanm 0:9b334a45a8ff 4824 /** Array initializer of DMAMUX peripheral base pointers */
bogdanm 0:9b334a45a8ff 4825 #define DMAMUX_BASE_PTRS { DMAMUX }
bogdanm 0:9b334a45a8ff 4826
bogdanm 0:9b334a45a8ff 4827 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4828 -- DMAMUX - Register accessor macros
bogdanm 0:9b334a45a8ff 4829 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4830
bogdanm 0:9b334a45a8ff 4831 /*!
bogdanm 0:9b334a45a8ff 4832 * @addtogroup DMAMUX_Register_Accessor_Macros DMAMUX - Register accessor macros
bogdanm 0:9b334a45a8ff 4833 * @{
bogdanm 0:9b334a45a8ff 4834 */
bogdanm 0:9b334a45a8ff 4835
bogdanm 0:9b334a45a8ff 4836
bogdanm 0:9b334a45a8ff 4837 /* DMAMUX - Register instance definitions */
bogdanm 0:9b334a45a8ff 4838 /* DMAMUX */
bogdanm 0:9b334a45a8ff 4839 #define DMAMUX_CHCFG0 DMAMUX_CHCFG_REG(DMAMUX,0)
bogdanm 0:9b334a45a8ff 4840 #define DMAMUX_CHCFG1 DMAMUX_CHCFG_REG(DMAMUX,1)
bogdanm 0:9b334a45a8ff 4841 #define DMAMUX_CHCFG2 DMAMUX_CHCFG_REG(DMAMUX,2)
bogdanm 0:9b334a45a8ff 4842 #define DMAMUX_CHCFG3 DMAMUX_CHCFG_REG(DMAMUX,3)
bogdanm 0:9b334a45a8ff 4843 #define DMAMUX_CHCFG4 DMAMUX_CHCFG_REG(DMAMUX,4)
bogdanm 0:9b334a45a8ff 4844 #define DMAMUX_CHCFG5 DMAMUX_CHCFG_REG(DMAMUX,5)
bogdanm 0:9b334a45a8ff 4845 #define DMAMUX_CHCFG6 DMAMUX_CHCFG_REG(DMAMUX,6)
bogdanm 0:9b334a45a8ff 4846 #define DMAMUX_CHCFG7 DMAMUX_CHCFG_REG(DMAMUX,7)
bogdanm 0:9b334a45a8ff 4847 #define DMAMUX_CHCFG8 DMAMUX_CHCFG_REG(DMAMUX,8)
bogdanm 0:9b334a45a8ff 4848 #define DMAMUX_CHCFG9 DMAMUX_CHCFG_REG(DMAMUX,9)
bogdanm 0:9b334a45a8ff 4849 #define DMAMUX_CHCFG10 DMAMUX_CHCFG_REG(DMAMUX,10)
bogdanm 0:9b334a45a8ff 4850 #define DMAMUX_CHCFG11 DMAMUX_CHCFG_REG(DMAMUX,11)
bogdanm 0:9b334a45a8ff 4851 #define DMAMUX_CHCFG12 DMAMUX_CHCFG_REG(DMAMUX,12)
bogdanm 0:9b334a45a8ff 4852 #define DMAMUX_CHCFG13 DMAMUX_CHCFG_REG(DMAMUX,13)
bogdanm 0:9b334a45a8ff 4853 #define DMAMUX_CHCFG14 DMAMUX_CHCFG_REG(DMAMUX,14)
bogdanm 0:9b334a45a8ff 4854 #define DMAMUX_CHCFG15 DMAMUX_CHCFG_REG(DMAMUX,15)
bogdanm 0:9b334a45a8ff 4855
bogdanm 0:9b334a45a8ff 4856 /* DMAMUX - Register array accessors */
bogdanm 0:9b334a45a8ff 4857 #define DMAMUX_CHCFG(index) DMAMUX_CHCFG_REG(DMAMUX,index)
bogdanm 0:9b334a45a8ff 4858
bogdanm 0:9b334a45a8ff 4859 /*!
bogdanm 0:9b334a45a8ff 4860 * @}
bogdanm 0:9b334a45a8ff 4861 */ /* end of group DMAMUX_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 4862
bogdanm 0:9b334a45a8ff 4863
bogdanm 0:9b334a45a8ff 4864 /*!
bogdanm 0:9b334a45a8ff 4865 * @}
bogdanm 0:9b334a45a8ff 4866 */ /* end of group DMAMUX_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 4867
bogdanm 0:9b334a45a8ff 4868
bogdanm 0:9b334a45a8ff 4869 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4870 -- ENET Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4871 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4872
bogdanm 0:9b334a45a8ff 4873 /*!
bogdanm 0:9b334a45a8ff 4874 * @addtogroup ENET_Peripheral_Access_Layer ENET Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4875 * @{
bogdanm 0:9b334a45a8ff 4876 */
bogdanm 0:9b334a45a8ff 4877
bogdanm 0:9b334a45a8ff 4878 /** ENET - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 4879 typedef struct {
bogdanm 0:9b334a45a8ff 4880 uint8_t RESERVED_0[4];
bogdanm 0:9b334a45a8ff 4881 __IO uint32_t EIR; /**< Interrupt Event Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 4882 __IO uint32_t EIMR; /**< Interrupt Mask Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 4883 uint8_t RESERVED_1[4];
bogdanm 0:9b334a45a8ff 4884 __IO uint32_t RDAR; /**< Receive Descriptor Active Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 4885 __IO uint32_t TDAR; /**< Transmit Descriptor Active Register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 4886 uint8_t RESERVED_2[12];
bogdanm 0:9b334a45a8ff 4887 __IO uint32_t ECR; /**< Ethernet Control Register, offset: 0x24 */
bogdanm 0:9b334a45a8ff 4888 uint8_t RESERVED_3[24];
bogdanm 0:9b334a45a8ff 4889 __IO uint32_t MMFR; /**< MII Management Frame Register, offset: 0x40 */
bogdanm 0:9b334a45a8ff 4890 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */
bogdanm 0:9b334a45a8ff 4891 uint8_t RESERVED_4[28];
bogdanm 0:9b334a45a8ff 4892 __IO uint32_t MIBC; /**< MIB Control Register, offset: 0x64 */
bogdanm 0:9b334a45a8ff 4893 uint8_t RESERVED_5[28];
bogdanm 0:9b334a45a8ff 4894 __IO uint32_t RCR; /**< Receive Control Register, offset: 0x84 */
bogdanm 0:9b334a45a8ff 4895 uint8_t RESERVED_6[60];
bogdanm 0:9b334a45a8ff 4896 __IO uint32_t TCR; /**< Transmit Control Register, offset: 0xC4 */
bogdanm 0:9b334a45a8ff 4897 uint8_t RESERVED_7[28];
bogdanm 0:9b334a45a8ff 4898 __IO uint32_t PALR; /**< Physical Address Lower Register, offset: 0xE4 */
bogdanm 0:9b334a45a8ff 4899 __IO uint32_t PAUR; /**< Physical Address Upper Register, offset: 0xE8 */
bogdanm 0:9b334a45a8ff 4900 __IO uint32_t OPD; /**< Opcode/Pause Duration Register, offset: 0xEC */
bogdanm 0:9b334a45a8ff 4901 uint8_t RESERVED_8[40];
bogdanm 0:9b334a45a8ff 4902 __IO uint32_t IAUR; /**< Descriptor Individual Upper Address Register, offset: 0x118 */
bogdanm 0:9b334a45a8ff 4903 __IO uint32_t IALR; /**< Descriptor Individual Lower Address Register, offset: 0x11C */
bogdanm 0:9b334a45a8ff 4904 __IO uint32_t GAUR; /**< Descriptor Group Upper Address Register, offset: 0x120 */
bogdanm 0:9b334a45a8ff 4905 __IO uint32_t GALR; /**< Descriptor Group Lower Address Register, offset: 0x124 */
bogdanm 0:9b334a45a8ff 4906 uint8_t RESERVED_9[28];
bogdanm 0:9b334a45a8ff 4907 __IO uint32_t TFWR; /**< Transmit FIFO Watermark Register, offset: 0x144 */
bogdanm 0:9b334a45a8ff 4908 uint8_t RESERVED_10[56];
bogdanm 0:9b334a45a8ff 4909 __IO uint32_t RDSR; /**< Receive Descriptor Ring Start Register, offset: 0x180 */
bogdanm 0:9b334a45a8ff 4910 __IO uint32_t TDSR; /**< Transmit Buffer Descriptor Ring Start Register, offset: 0x184 */
bogdanm 0:9b334a45a8ff 4911 __IO uint32_t MRBR; /**< Maximum Receive Buffer Size Register, offset: 0x188 */
bogdanm 0:9b334a45a8ff 4912 uint8_t RESERVED_11[4];
bogdanm 0:9b334a45a8ff 4913 __IO uint32_t RSFL; /**< Receive FIFO Section Full Threshold, offset: 0x190 */
bogdanm 0:9b334a45a8ff 4914 __IO uint32_t RSEM; /**< Receive FIFO Section Empty Threshold, offset: 0x194 */
bogdanm 0:9b334a45a8ff 4915 __IO uint32_t RAEM; /**< Receive FIFO Almost Empty Threshold, offset: 0x198 */
bogdanm 0:9b334a45a8ff 4916 __IO uint32_t RAFL; /**< Receive FIFO Almost Full Threshold, offset: 0x19C */
bogdanm 0:9b334a45a8ff 4917 __IO uint32_t TSEM; /**< Transmit FIFO Section Empty Threshold, offset: 0x1A0 */
bogdanm 0:9b334a45a8ff 4918 __IO uint32_t TAEM; /**< Transmit FIFO Almost Empty Threshold, offset: 0x1A4 */
bogdanm 0:9b334a45a8ff 4919 __IO uint32_t TAFL; /**< Transmit FIFO Almost Full Threshold, offset: 0x1A8 */
bogdanm 0:9b334a45a8ff 4920 __IO uint32_t TIPG; /**< Transmit Inter-Packet Gap, offset: 0x1AC */
bogdanm 0:9b334a45a8ff 4921 __IO uint32_t FTRL; /**< Frame Truncation Length, offset: 0x1B0 */
bogdanm 0:9b334a45a8ff 4922 uint8_t RESERVED_12[12];
bogdanm 0:9b334a45a8ff 4923 __IO uint32_t TACC; /**< Transmit Accelerator Function Configuration, offset: 0x1C0 */
bogdanm 0:9b334a45a8ff 4924 __IO uint32_t RACC; /**< Receive Accelerator Function Configuration, offset: 0x1C4 */
bogdanm 0:9b334a45a8ff 4925 uint8_t RESERVED_13[60];
bogdanm 0:9b334a45a8ff 4926 __I uint32_t RMON_T_PACKETS; /**< Tx Packet Count Statistic Register, offset: 0x204 */
bogdanm 0:9b334a45a8ff 4927 __I uint32_t RMON_T_BC_PKT; /**< Tx Broadcast Packets Statistic Register, offset: 0x208 */
bogdanm 0:9b334a45a8ff 4928 __I uint32_t RMON_T_MC_PKT; /**< Tx Multicast Packets Statistic Register, offset: 0x20C */
bogdanm 0:9b334a45a8ff 4929 __I uint32_t RMON_T_CRC_ALIGN; /**< Tx Packets with CRC/Align Error Statistic Register, offset: 0x210 */
bogdanm 0:9b334a45a8ff 4930 __I uint32_t RMON_T_UNDERSIZE; /**< Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214 */
bogdanm 0:9b334a45a8ff 4931 __I uint32_t RMON_T_OVERSIZE; /**< Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218 */
bogdanm 0:9b334a45a8ff 4932 __I uint32_t RMON_T_FRAG; /**< Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C */
bogdanm 0:9b334a45a8ff 4933 __I uint32_t RMON_T_JAB; /**< Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220 */
bogdanm 0:9b334a45a8ff 4934 __I uint32_t RMON_T_COL; /**< Tx Collision Count Statistic Register, offset: 0x224 */
bogdanm 0:9b334a45a8ff 4935 __I uint32_t RMON_T_P64; /**< Tx 64-Byte Packets Statistic Register, offset: 0x228 */
bogdanm 0:9b334a45a8ff 4936 __I uint32_t RMON_T_P65TO127; /**< Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C */
bogdanm 0:9b334a45a8ff 4937 __I uint32_t RMON_T_P128TO255; /**< Tx 128- to 255-byte Packets Statistic Register, offset: 0x230 */
bogdanm 0:9b334a45a8ff 4938 __I uint32_t RMON_T_P256TO511; /**< Tx 256- to 511-byte Packets Statistic Register, offset: 0x234 */
bogdanm 0:9b334a45a8ff 4939 __I uint32_t RMON_T_P512TO1023; /**< Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238 */
bogdanm 0:9b334a45a8ff 4940 __I uint32_t RMON_T_P1024TO2047; /**< Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C */
bogdanm 0:9b334a45a8ff 4941 __I uint32_t RMON_T_P_GTE2048; /**< Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240 */
bogdanm 0:9b334a45a8ff 4942 __I uint32_t RMON_T_OCTETS; /**< Tx Octets Statistic Register, offset: 0x244 */
bogdanm 0:9b334a45a8ff 4943 uint8_t RESERVED_14[4];
bogdanm 0:9b334a45a8ff 4944 __I uint32_t IEEE_T_FRAME_OK; /**< Frames Transmitted OK Statistic Register, offset: 0x24C */
bogdanm 0:9b334a45a8ff 4945 __I uint32_t IEEE_T_1COL; /**< Frames Transmitted with Single Collision Statistic Register, offset: 0x250 */
bogdanm 0:9b334a45a8ff 4946 __I uint32_t IEEE_T_MCOL; /**< Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254 */
bogdanm 0:9b334a45a8ff 4947 __I uint32_t IEEE_T_DEF; /**< Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258 */
bogdanm 0:9b334a45a8ff 4948 __I uint32_t IEEE_T_LCOL; /**< Frames Transmitted with Late Collision Statistic Register, offset: 0x25C */
bogdanm 0:9b334a45a8ff 4949 __I uint32_t IEEE_T_EXCOL; /**< Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260 */
bogdanm 0:9b334a45a8ff 4950 __I uint32_t IEEE_T_MACERR; /**< Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264 */
bogdanm 0:9b334a45a8ff 4951 __I uint32_t IEEE_T_CSERR; /**< Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268 */
bogdanm 0:9b334a45a8ff 4952 uint8_t RESERVED_15[4];
bogdanm 0:9b334a45a8ff 4953 __I uint32_t IEEE_T_FDXFC; /**< Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270 */
bogdanm 0:9b334a45a8ff 4954 __I uint32_t IEEE_T_OCTETS_OK; /**< Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274 */
bogdanm 0:9b334a45a8ff 4955 uint8_t RESERVED_16[12];
bogdanm 0:9b334a45a8ff 4956 __I uint32_t RMON_R_PACKETS; /**< Rx Packet Count Statistic Register, offset: 0x284 */
bogdanm 0:9b334a45a8ff 4957 __I uint32_t RMON_R_BC_PKT; /**< Rx Broadcast Packets Statistic Register, offset: 0x288 */
bogdanm 0:9b334a45a8ff 4958 __I uint32_t RMON_R_MC_PKT; /**< Rx Multicast Packets Statistic Register, offset: 0x28C */
bogdanm 0:9b334a45a8ff 4959 __I uint32_t RMON_R_CRC_ALIGN; /**< Rx Packets with CRC/Align Error Statistic Register, offset: 0x290 */
bogdanm 0:9b334a45a8ff 4960 __I uint32_t RMON_R_UNDERSIZE; /**< Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294 */
bogdanm 0:9b334a45a8ff 4961 __I uint32_t RMON_R_OVERSIZE; /**< Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298 */
bogdanm 0:9b334a45a8ff 4962 __I uint32_t RMON_R_FRAG; /**< Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C */
bogdanm 0:9b334a45a8ff 4963 __I uint32_t RMON_R_JAB; /**< Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0 */
bogdanm 0:9b334a45a8ff 4964 uint8_t RESERVED_17[4];
bogdanm 0:9b334a45a8ff 4965 __I uint32_t RMON_R_P64; /**< Rx 64-Byte Packets Statistic Register, offset: 0x2A8 */
bogdanm 0:9b334a45a8ff 4966 __I uint32_t RMON_R_P65TO127; /**< Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC */
bogdanm 0:9b334a45a8ff 4967 __I uint32_t RMON_R_P128TO255; /**< Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0 */
bogdanm 0:9b334a45a8ff 4968 __I uint32_t RMON_R_P256TO511; /**< Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4 */
bogdanm 0:9b334a45a8ff 4969 __I uint32_t RMON_R_P512TO1023; /**< Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8 */
bogdanm 0:9b334a45a8ff 4970 __I uint32_t RMON_R_P1024TO2047; /**< Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC */
bogdanm 0:9b334a45a8ff 4971 __I uint32_t RMON_R_P_GTE2048; /**< Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0 */
bogdanm 0:9b334a45a8ff 4972 __I uint32_t RMON_R_OCTETS; /**< Rx Octets Statistic Register, offset: 0x2C4 */
bogdanm 0:9b334a45a8ff 4973 __I uint32_t IEEE_R_DROP; /**< Frames not Counted Correctly Statistic Register, offset: 0x2C8 */
bogdanm 0:9b334a45a8ff 4974 __I uint32_t IEEE_R_FRAME_OK; /**< Frames Received OK Statistic Register, offset: 0x2CC */
bogdanm 0:9b334a45a8ff 4975 __I uint32_t IEEE_R_CRC; /**< Frames Received with CRC Error Statistic Register, offset: 0x2D0 */
bogdanm 0:9b334a45a8ff 4976 __I uint32_t IEEE_R_ALIGN; /**< Frames Received with Alignment Error Statistic Register, offset: 0x2D4 */
bogdanm 0:9b334a45a8ff 4977 __I uint32_t IEEE_R_MACERR; /**< Receive FIFO Overflow Count Statistic Register, offset: 0x2D8 */
bogdanm 0:9b334a45a8ff 4978 __I uint32_t IEEE_R_FDXFC; /**< Flow Control Pause Frames Received Statistic Register, offset: 0x2DC */
bogdanm 0:9b334a45a8ff 4979 __I uint32_t IEEE_R_OCTETS_OK; /**< Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0 */
bogdanm 0:9b334a45a8ff 4980 uint8_t RESERVED_18[284];
bogdanm 0:9b334a45a8ff 4981 __IO uint32_t ATCR; /**< Adjustable Timer Control Register, offset: 0x400 */
bogdanm 0:9b334a45a8ff 4982 __IO uint32_t ATVR; /**< Timer Value Register, offset: 0x404 */
bogdanm 0:9b334a45a8ff 4983 __IO uint32_t ATOFF; /**< Timer Offset Register, offset: 0x408 */
bogdanm 0:9b334a45a8ff 4984 __IO uint32_t ATPER; /**< Timer Period Register, offset: 0x40C */
bogdanm 0:9b334a45a8ff 4985 __IO uint32_t ATCOR; /**< Timer Correction Register, offset: 0x410 */
bogdanm 0:9b334a45a8ff 4986 __IO uint32_t ATINC; /**< Time-Stamping Clock Period Register, offset: 0x414 */
bogdanm 0:9b334a45a8ff 4987 __I uint32_t ATSTMP; /**< Timestamp of Last Transmitted Frame, offset: 0x418 */
bogdanm 0:9b334a45a8ff 4988 uint8_t RESERVED_19[488];
bogdanm 0:9b334a45a8ff 4989 __IO uint32_t TGSR; /**< Timer Global Status Register, offset: 0x604 */
bogdanm 0:9b334a45a8ff 4990 struct { /* offset: 0x608, array step: 0x8 */
bogdanm 0:9b334a45a8ff 4991 __IO uint32_t TCSR; /**< Timer Control Status Register, array offset: 0x608, array step: 0x8 */
bogdanm 0:9b334a45a8ff 4992 __IO uint32_t TCCR; /**< Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 */
bogdanm 0:9b334a45a8ff 4993 } CHANNEL[4];
bogdanm 0:9b334a45a8ff 4994 } ENET_Type, *ENET_MemMapPtr;
bogdanm 0:9b334a45a8ff 4995
bogdanm 0:9b334a45a8ff 4996 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4997 -- ENET - Register accessor macros
bogdanm 0:9b334a45a8ff 4998 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4999
bogdanm 0:9b334a45a8ff 5000 /*!
bogdanm 0:9b334a45a8ff 5001 * @addtogroup ENET_Register_Accessor_Macros ENET - Register accessor macros
bogdanm 0:9b334a45a8ff 5002 * @{
bogdanm 0:9b334a45a8ff 5003 */
bogdanm 0:9b334a45a8ff 5004
bogdanm 0:9b334a45a8ff 5005
bogdanm 0:9b334a45a8ff 5006 /* ENET - Register accessors */
bogdanm 0:9b334a45a8ff 5007 #define ENET_EIR_REG(base) ((base)->EIR)
bogdanm 0:9b334a45a8ff 5008 #define ENET_EIMR_REG(base) ((base)->EIMR)
bogdanm 0:9b334a45a8ff 5009 #define ENET_RDAR_REG(base) ((base)->RDAR)
bogdanm 0:9b334a45a8ff 5010 #define ENET_TDAR_REG(base) ((base)->TDAR)
bogdanm 0:9b334a45a8ff 5011 #define ENET_ECR_REG(base) ((base)->ECR)
bogdanm 0:9b334a45a8ff 5012 #define ENET_MMFR_REG(base) ((base)->MMFR)
bogdanm 0:9b334a45a8ff 5013 #define ENET_MSCR_REG(base) ((base)->MSCR)
bogdanm 0:9b334a45a8ff 5014 #define ENET_MIBC_REG(base) ((base)->MIBC)
bogdanm 0:9b334a45a8ff 5015 #define ENET_RCR_REG(base) ((base)->RCR)
bogdanm 0:9b334a45a8ff 5016 #define ENET_TCR_REG(base) ((base)->TCR)
bogdanm 0:9b334a45a8ff 5017 #define ENET_PALR_REG(base) ((base)->PALR)
bogdanm 0:9b334a45a8ff 5018 #define ENET_PAUR_REG(base) ((base)->PAUR)
bogdanm 0:9b334a45a8ff 5019 #define ENET_OPD_REG(base) ((base)->OPD)
bogdanm 0:9b334a45a8ff 5020 #define ENET_IAUR_REG(base) ((base)->IAUR)
bogdanm 0:9b334a45a8ff 5021 #define ENET_IALR_REG(base) ((base)->IALR)
bogdanm 0:9b334a45a8ff 5022 #define ENET_GAUR_REG(base) ((base)->GAUR)
bogdanm 0:9b334a45a8ff 5023 #define ENET_GALR_REG(base) ((base)->GALR)
bogdanm 0:9b334a45a8ff 5024 #define ENET_TFWR_REG(base) ((base)->TFWR)
bogdanm 0:9b334a45a8ff 5025 #define ENET_RDSR_REG(base) ((base)->RDSR)
bogdanm 0:9b334a45a8ff 5026 #define ENET_TDSR_REG(base) ((base)->TDSR)
bogdanm 0:9b334a45a8ff 5027 #define ENET_MRBR_REG(base) ((base)->MRBR)
bogdanm 0:9b334a45a8ff 5028 #define ENET_RSFL_REG(base) ((base)->RSFL)
bogdanm 0:9b334a45a8ff 5029 #define ENET_RSEM_REG(base) ((base)->RSEM)
bogdanm 0:9b334a45a8ff 5030 #define ENET_RAEM_REG(base) ((base)->RAEM)
bogdanm 0:9b334a45a8ff 5031 #define ENET_RAFL_REG(base) ((base)->RAFL)
bogdanm 0:9b334a45a8ff 5032 #define ENET_TSEM_REG(base) ((base)->TSEM)
bogdanm 0:9b334a45a8ff 5033 #define ENET_TAEM_REG(base) ((base)->TAEM)
bogdanm 0:9b334a45a8ff 5034 #define ENET_TAFL_REG(base) ((base)->TAFL)
bogdanm 0:9b334a45a8ff 5035 #define ENET_TIPG_REG(base) ((base)->TIPG)
bogdanm 0:9b334a45a8ff 5036 #define ENET_FTRL_REG(base) ((base)->FTRL)
bogdanm 0:9b334a45a8ff 5037 #define ENET_TACC_REG(base) ((base)->TACC)
bogdanm 0:9b334a45a8ff 5038 #define ENET_RACC_REG(base) ((base)->RACC)
bogdanm 0:9b334a45a8ff 5039 #define ENET_RMON_T_PACKETS_REG(base) ((base)->RMON_T_PACKETS)
bogdanm 0:9b334a45a8ff 5040 #define ENET_RMON_T_BC_PKT_REG(base) ((base)->RMON_T_BC_PKT)
bogdanm 0:9b334a45a8ff 5041 #define ENET_RMON_T_MC_PKT_REG(base) ((base)->RMON_T_MC_PKT)
bogdanm 0:9b334a45a8ff 5042 #define ENET_RMON_T_CRC_ALIGN_REG(base) ((base)->RMON_T_CRC_ALIGN)
bogdanm 0:9b334a45a8ff 5043 #define ENET_RMON_T_UNDERSIZE_REG(base) ((base)->RMON_T_UNDERSIZE)
bogdanm 0:9b334a45a8ff 5044 #define ENET_RMON_T_OVERSIZE_REG(base) ((base)->RMON_T_OVERSIZE)
bogdanm 0:9b334a45a8ff 5045 #define ENET_RMON_T_FRAG_REG(base) ((base)->RMON_T_FRAG)
bogdanm 0:9b334a45a8ff 5046 #define ENET_RMON_T_JAB_REG(base) ((base)->RMON_T_JAB)
bogdanm 0:9b334a45a8ff 5047 #define ENET_RMON_T_COL_REG(base) ((base)->RMON_T_COL)
bogdanm 0:9b334a45a8ff 5048 #define ENET_RMON_T_P64_REG(base) ((base)->RMON_T_P64)
bogdanm 0:9b334a45a8ff 5049 #define ENET_RMON_T_P65TO127_REG(base) ((base)->RMON_T_P65TO127)
bogdanm 0:9b334a45a8ff 5050 #define ENET_RMON_T_P128TO255_REG(base) ((base)->RMON_T_P128TO255)
bogdanm 0:9b334a45a8ff 5051 #define ENET_RMON_T_P256TO511_REG(base) ((base)->RMON_T_P256TO511)
bogdanm 0:9b334a45a8ff 5052 #define ENET_RMON_T_P512TO1023_REG(base) ((base)->RMON_T_P512TO1023)
bogdanm 0:9b334a45a8ff 5053 #define ENET_RMON_T_P1024TO2047_REG(base) ((base)->RMON_T_P1024TO2047)
bogdanm 0:9b334a45a8ff 5054 #define ENET_RMON_T_P_GTE2048_REG(base) ((base)->RMON_T_P_GTE2048)
bogdanm 0:9b334a45a8ff 5055 #define ENET_RMON_T_OCTETS_REG(base) ((base)->RMON_T_OCTETS)
bogdanm 0:9b334a45a8ff 5056 #define ENET_IEEE_T_FRAME_OK_REG(base) ((base)->IEEE_T_FRAME_OK)
bogdanm 0:9b334a45a8ff 5057 #define ENET_IEEE_T_1COL_REG(base) ((base)->IEEE_T_1COL)
bogdanm 0:9b334a45a8ff 5058 #define ENET_IEEE_T_MCOL_REG(base) ((base)->IEEE_T_MCOL)
bogdanm 0:9b334a45a8ff 5059 #define ENET_IEEE_T_DEF_REG(base) ((base)->IEEE_T_DEF)
bogdanm 0:9b334a45a8ff 5060 #define ENET_IEEE_T_LCOL_REG(base) ((base)->IEEE_T_LCOL)
bogdanm 0:9b334a45a8ff 5061 #define ENET_IEEE_T_EXCOL_REG(base) ((base)->IEEE_T_EXCOL)
bogdanm 0:9b334a45a8ff 5062 #define ENET_IEEE_T_MACERR_REG(base) ((base)->IEEE_T_MACERR)
bogdanm 0:9b334a45a8ff 5063 #define ENET_IEEE_T_CSERR_REG(base) ((base)->IEEE_T_CSERR)
bogdanm 0:9b334a45a8ff 5064 #define ENET_IEEE_T_FDXFC_REG(base) ((base)->IEEE_T_FDXFC)
bogdanm 0:9b334a45a8ff 5065 #define ENET_IEEE_T_OCTETS_OK_REG(base) ((base)->IEEE_T_OCTETS_OK)
bogdanm 0:9b334a45a8ff 5066 #define ENET_RMON_R_PACKETS_REG(base) ((base)->RMON_R_PACKETS)
bogdanm 0:9b334a45a8ff 5067 #define ENET_RMON_R_BC_PKT_REG(base) ((base)->RMON_R_BC_PKT)
bogdanm 0:9b334a45a8ff 5068 #define ENET_RMON_R_MC_PKT_REG(base) ((base)->RMON_R_MC_PKT)
bogdanm 0:9b334a45a8ff 5069 #define ENET_RMON_R_CRC_ALIGN_REG(base) ((base)->RMON_R_CRC_ALIGN)
bogdanm 0:9b334a45a8ff 5070 #define ENET_RMON_R_UNDERSIZE_REG(base) ((base)->RMON_R_UNDERSIZE)
bogdanm 0:9b334a45a8ff 5071 #define ENET_RMON_R_OVERSIZE_REG(base) ((base)->RMON_R_OVERSIZE)
bogdanm 0:9b334a45a8ff 5072 #define ENET_RMON_R_FRAG_REG(base) ((base)->RMON_R_FRAG)
bogdanm 0:9b334a45a8ff 5073 #define ENET_RMON_R_JAB_REG(base) ((base)->RMON_R_JAB)
bogdanm 0:9b334a45a8ff 5074 #define ENET_RMON_R_P64_REG(base) ((base)->RMON_R_P64)
bogdanm 0:9b334a45a8ff 5075 #define ENET_RMON_R_P65TO127_REG(base) ((base)->RMON_R_P65TO127)
bogdanm 0:9b334a45a8ff 5076 #define ENET_RMON_R_P128TO255_REG(base) ((base)->RMON_R_P128TO255)
bogdanm 0:9b334a45a8ff 5077 #define ENET_RMON_R_P256TO511_REG(base) ((base)->RMON_R_P256TO511)
bogdanm 0:9b334a45a8ff 5078 #define ENET_RMON_R_P512TO1023_REG(base) ((base)->RMON_R_P512TO1023)
bogdanm 0:9b334a45a8ff 5079 #define ENET_RMON_R_P1024TO2047_REG(base) ((base)->RMON_R_P1024TO2047)
bogdanm 0:9b334a45a8ff 5080 #define ENET_RMON_R_P_GTE2048_REG(base) ((base)->RMON_R_P_GTE2048)
bogdanm 0:9b334a45a8ff 5081 #define ENET_RMON_R_OCTETS_REG(base) ((base)->RMON_R_OCTETS)
bogdanm 0:9b334a45a8ff 5082 #define ENET_IEEE_R_DROP_REG(base) ((base)->IEEE_R_DROP)
bogdanm 0:9b334a45a8ff 5083 #define ENET_IEEE_R_FRAME_OK_REG(base) ((base)->IEEE_R_FRAME_OK)
bogdanm 0:9b334a45a8ff 5084 #define ENET_IEEE_R_CRC_REG(base) ((base)->IEEE_R_CRC)
bogdanm 0:9b334a45a8ff 5085 #define ENET_IEEE_R_ALIGN_REG(base) ((base)->IEEE_R_ALIGN)
bogdanm 0:9b334a45a8ff 5086 #define ENET_IEEE_R_MACERR_REG(base) ((base)->IEEE_R_MACERR)
bogdanm 0:9b334a45a8ff 5087 #define ENET_IEEE_R_FDXFC_REG(base) ((base)->IEEE_R_FDXFC)
bogdanm 0:9b334a45a8ff 5088 #define ENET_IEEE_R_OCTETS_OK_REG(base) ((base)->IEEE_R_OCTETS_OK)
bogdanm 0:9b334a45a8ff 5089 #define ENET_ATCR_REG(base) ((base)->ATCR)
bogdanm 0:9b334a45a8ff 5090 #define ENET_ATVR_REG(base) ((base)->ATVR)
bogdanm 0:9b334a45a8ff 5091 #define ENET_ATOFF_REG(base) ((base)->ATOFF)
bogdanm 0:9b334a45a8ff 5092 #define ENET_ATPER_REG(base) ((base)->ATPER)
bogdanm 0:9b334a45a8ff 5093 #define ENET_ATCOR_REG(base) ((base)->ATCOR)
bogdanm 0:9b334a45a8ff 5094 #define ENET_ATINC_REG(base) ((base)->ATINC)
bogdanm 0:9b334a45a8ff 5095 #define ENET_ATSTMP_REG(base) ((base)->ATSTMP)
bogdanm 0:9b334a45a8ff 5096 #define ENET_TGSR_REG(base) ((base)->TGSR)
bogdanm 0:9b334a45a8ff 5097 #define ENET_TCSR_REG(base,index) ((base)->CHANNEL[index].TCSR)
bogdanm 0:9b334a45a8ff 5098 #define ENET_TCCR_REG(base,index) ((base)->CHANNEL[index].TCCR)
bogdanm 0:9b334a45a8ff 5099
bogdanm 0:9b334a45a8ff 5100 /*!
bogdanm 0:9b334a45a8ff 5101 * @}
bogdanm 0:9b334a45a8ff 5102 */ /* end of group ENET_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 5103
bogdanm 0:9b334a45a8ff 5104
bogdanm 0:9b334a45a8ff 5105 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5106 -- ENET Register Masks
bogdanm 0:9b334a45a8ff 5107 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5108
bogdanm 0:9b334a45a8ff 5109 /*!
bogdanm 0:9b334a45a8ff 5110 * @addtogroup ENET_Register_Masks ENET Register Masks
bogdanm 0:9b334a45a8ff 5111 * @{
bogdanm 0:9b334a45a8ff 5112 */
bogdanm 0:9b334a45a8ff 5113
bogdanm 0:9b334a45a8ff 5114 /* EIR Bit Fields */
bogdanm 0:9b334a45a8ff 5115 #define ENET_EIR_TS_TIMER_MASK 0x8000u
bogdanm 0:9b334a45a8ff 5116 #define ENET_EIR_TS_TIMER_SHIFT 15
bogdanm 0:9b334a45a8ff 5117 #define ENET_EIR_TS_AVAIL_MASK 0x10000u
bogdanm 0:9b334a45a8ff 5118 #define ENET_EIR_TS_AVAIL_SHIFT 16
bogdanm 0:9b334a45a8ff 5119 #define ENET_EIR_WAKEUP_MASK 0x20000u
bogdanm 0:9b334a45a8ff 5120 #define ENET_EIR_WAKEUP_SHIFT 17
bogdanm 0:9b334a45a8ff 5121 #define ENET_EIR_PLR_MASK 0x40000u
bogdanm 0:9b334a45a8ff 5122 #define ENET_EIR_PLR_SHIFT 18
bogdanm 0:9b334a45a8ff 5123 #define ENET_EIR_UN_MASK 0x80000u
bogdanm 0:9b334a45a8ff 5124 #define ENET_EIR_UN_SHIFT 19
bogdanm 0:9b334a45a8ff 5125 #define ENET_EIR_RL_MASK 0x100000u
bogdanm 0:9b334a45a8ff 5126 #define ENET_EIR_RL_SHIFT 20
bogdanm 0:9b334a45a8ff 5127 #define ENET_EIR_LC_MASK 0x200000u
bogdanm 0:9b334a45a8ff 5128 #define ENET_EIR_LC_SHIFT 21
bogdanm 0:9b334a45a8ff 5129 #define ENET_EIR_EBERR_MASK 0x400000u
bogdanm 0:9b334a45a8ff 5130 #define ENET_EIR_EBERR_SHIFT 22
bogdanm 0:9b334a45a8ff 5131 #define ENET_EIR_MII_MASK 0x800000u
bogdanm 0:9b334a45a8ff 5132 #define ENET_EIR_MII_SHIFT 23
bogdanm 0:9b334a45a8ff 5133 #define ENET_EIR_RXB_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 5134 #define ENET_EIR_RXB_SHIFT 24
bogdanm 0:9b334a45a8ff 5135 #define ENET_EIR_RXF_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 5136 #define ENET_EIR_RXF_SHIFT 25
bogdanm 0:9b334a45a8ff 5137 #define ENET_EIR_TXB_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 5138 #define ENET_EIR_TXB_SHIFT 26
bogdanm 0:9b334a45a8ff 5139 #define ENET_EIR_TXF_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 5140 #define ENET_EIR_TXF_SHIFT 27
bogdanm 0:9b334a45a8ff 5141 #define ENET_EIR_GRA_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 5142 #define ENET_EIR_GRA_SHIFT 28
bogdanm 0:9b334a45a8ff 5143 #define ENET_EIR_BABT_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 5144 #define ENET_EIR_BABT_SHIFT 29
bogdanm 0:9b334a45a8ff 5145 #define ENET_EIR_BABR_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 5146 #define ENET_EIR_BABR_SHIFT 30
bogdanm 0:9b334a45a8ff 5147 /* EIMR Bit Fields */
bogdanm 0:9b334a45a8ff 5148 #define ENET_EIMR_TS_TIMER_MASK 0x8000u
bogdanm 0:9b334a45a8ff 5149 #define ENET_EIMR_TS_TIMER_SHIFT 15
bogdanm 0:9b334a45a8ff 5150 #define ENET_EIMR_TS_AVAIL_MASK 0x10000u
bogdanm 0:9b334a45a8ff 5151 #define ENET_EIMR_TS_AVAIL_SHIFT 16
bogdanm 0:9b334a45a8ff 5152 #define ENET_EIMR_WAKEUP_MASK 0x20000u
bogdanm 0:9b334a45a8ff 5153 #define ENET_EIMR_WAKEUP_SHIFT 17
bogdanm 0:9b334a45a8ff 5154 #define ENET_EIMR_PLR_MASK 0x40000u
bogdanm 0:9b334a45a8ff 5155 #define ENET_EIMR_PLR_SHIFT 18
bogdanm 0:9b334a45a8ff 5156 #define ENET_EIMR_UN_MASK 0x80000u
bogdanm 0:9b334a45a8ff 5157 #define ENET_EIMR_UN_SHIFT 19
bogdanm 0:9b334a45a8ff 5158 #define ENET_EIMR_RL_MASK 0x100000u
bogdanm 0:9b334a45a8ff 5159 #define ENET_EIMR_RL_SHIFT 20
bogdanm 0:9b334a45a8ff 5160 #define ENET_EIMR_LC_MASK 0x200000u
bogdanm 0:9b334a45a8ff 5161 #define ENET_EIMR_LC_SHIFT 21
bogdanm 0:9b334a45a8ff 5162 #define ENET_EIMR_EBERR_MASK 0x400000u
bogdanm 0:9b334a45a8ff 5163 #define ENET_EIMR_EBERR_SHIFT 22
bogdanm 0:9b334a45a8ff 5164 #define ENET_EIMR_MII_MASK 0x800000u
bogdanm 0:9b334a45a8ff 5165 #define ENET_EIMR_MII_SHIFT 23
bogdanm 0:9b334a45a8ff 5166 #define ENET_EIMR_RXB_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 5167 #define ENET_EIMR_RXB_SHIFT 24
bogdanm 0:9b334a45a8ff 5168 #define ENET_EIMR_RXF_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 5169 #define ENET_EIMR_RXF_SHIFT 25
bogdanm 0:9b334a45a8ff 5170 #define ENET_EIMR_TXB_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 5171 #define ENET_EIMR_TXB_SHIFT 26
bogdanm 0:9b334a45a8ff 5172 #define ENET_EIMR_TXF_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 5173 #define ENET_EIMR_TXF_SHIFT 27
bogdanm 0:9b334a45a8ff 5174 #define ENET_EIMR_GRA_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 5175 #define ENET_EIMR_GRA_SHIFT 28
bogdanm 0:9b334a45a8ff 5176 #define ENET_EIMR_BABT_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 5177 #define ENET_EIMR_BABT_SHIFT 29
bogdanm 0:9b334a45a8ff 5178 #define ENET_EIMR_BABR_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 5179 #define ENET_EIMR_BABR_SHIFT 30
bogdanm 0:9b334a45a8ff 5180 /* RDAR Bit Fields */
bogdanm 0:9b334a45a8ff 5181 #define ENET_RDAR_RDAR_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 5182 #define ENET_RDAR_RDAR_SHIFT 24
bogdanm 0:9b334a45a8ff 5183 /* TDAR Bit Fields */
bogdanm 0:9b334a45a8ff 5184 #define ENET_TDAR_TDAR_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 5185 #define ENET_TDAR_TDAR_SHIFT 24
bogdanm 0:9b334a45a8ff 5186 /* ECR Bit Fields */
bogdanm 0:9b334a45a8ff 5187 #define ENET_ECR_RESET_MASK 0x1u
bogdanm 0:9b334a45a8ff 5188 #define ENET_ECR_RESET_SHIFT 0
bogdanm 0:9b334a45a8ff 5189 #define ENET_ECR_ETHEREN_MASK 0x2u
bogdanm 0:9b334a45a8ff 5190 #define ENET_ECR_ETHEREN_SHIFT 1
bogdanm 0:9b334a45a8ff 5191 #define ENET_ECR_MAGICEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 5192 #define ENET_ECR_MAGICEN_SHIFT 2
bogdanm 0:9b334a45a8ff 5193 #define ENET_ECR_SLEEP_MASK 0x8u
bogdanm 0:9b334a45a8ff 5194 #define ENET_ECR_SLEEP_SHIFT 3
bogdanm 0:9b334a45a8ff 5195 #define ENET_ECR_EN1588_MASK 0x10u
bogdanm 0:9b334a45a8ff 5196 #define ENET_ECR_EN1588_SHIFT 4
bogdanm 0:9b334a45a8ff 5197 #define ENET_ECR_DBGEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 5198 #define ENET_ECR_DBGEN_SHIFT 6
bogdanm 0:9b334a45a8ff 5199 #define ENET_ECR_STOPEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 5200 #define ENET_ECR_STOPEN_SHIFT 7
bogdanm 0:9b334a45a8ff 5201 #define ENET_ECR_DBSWP_MASK 0x100u
bogdanm 0:9b334a45a8ff 5202 #define ENET_ECR_DBSWP_SHIFT 8
bogdanm 0:9b334a45a8ff 5203 /* MMFR Bit Fields */
bogdanm 0:9b334a45a8ff 5204 #define ENET_MMFR_DATA_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5205 #define ENET_MMFR_DATA_SHIFT 0
bogdanm 0:9b334a45a8ff 5206 #define ENET_MMFR_DATA(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_DATA_SHIFT))&ENET_MMFR_DATA_MASK)
bogdanm 0:9b334a45a8ff 5207 #define ENET_MMFR_TA_MASK 0x30000u
bogdanm 0:9b334a45a8ff 5208 #define ENET_MMFR_TA_SHIFT 16
bogdanm 0:9b334a45a8ff 5209 #define ENET_MMFR_TA(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_TA_SHIFT))&ENET_MMFR_TA_MASK)
bogdanm 0:9b334a45a8ff 5210 #define ENET_MMFR_RA_MASK 0x7C0000u
bogdanm 0:9b334a45a8ff 5211 #define ENET_MMFR_RA_SHIFT 18
bogdanm 0:9b334a45a8ff 5212 #define ENET_MMFR_RA(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_RA_SHIFT))&ENET_MMFR_RA_MASK)
bogdanm 0:9b334a45a8ff 5213 #define ENET_MMFR_PA_MASK 0xF800000u
bogdanm 0:9b334a45a8ff 5214 #define ENET_MMFR_PA_SHIFT 23
bogdanm 0:9b334a45a8ff 5215 #define ENET_MMFR_PA(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_PA_SHIFT))&ENET_MMFR_PA_MASK)
bogdanm 0:9b334a45a8ff 5216 #define ENET_MMFR_OP_MASK 0x30000000u
bogdanm 0:9b334a45a8ff 5217 #define ENET_MMFR_OP_SHIFT 28
bogdanm 0:9b334a45a8ff 5218 #define ENET_MMFR_OP(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_OP_SHIFT))&ENET_MMFR_OP_MASK)
bogdanm 0:9b334a45a8ff 5219 #define ENET_MMFR_ST_MASK 0xC0000000u
bogdanm 0:9b334a45a8ff 5220 #define ENET_MMFR_ST_SHIFT 30
bogdanm 0:9b334a45a8ff 5221 #define ENET_MMFR_ST(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_ST_SHIFT))&ENET_MMFR_ST_MASK)
bogdanm 0:9b334a45a8ff 5222 /* MSCR Bit Fields */
bogdanm 0:9b334a45a8ff 5223 #define ENET_MSCR_MII_SPEED_MASK 0x7Eu
bogdanm 0:9b334a45a8ff 5224 #define ENET_MSCR_MII_SPEED_SHIFT 1
bogdanm 0:9b334a45a8ff 5225 #define ENET_MSCR_MII_SPEED(x) (((uint32_t)(((uint32_t)(x))<<ENET_MSCR_MII_SPEED_SHIFT))&ENET_MSCR_MII_SPEED_MASK)
bogdanm 0:9b334a45a8ff 5226 #define ENET_MSCR_DIS_PRE_MASK 0x80u
bogdanm 0:9b334a45a8ff 5227 #define ENET_MSCR_DIS_PRE_SHIFT 7
bogdanm 0:9b334a45a8ff 5228 #define ENET_MSCR_HOLDTIME_MASK 0x700u
bogdanm 0:9b334a45a8ff 5229 #define ENET_MSCR_HOLDTIME_SHIFT 8
bogdanm 0:9b334a45a8ff 5230 #define ENET_MSCR_HOLDTIME(x) (((uint32_t)(((uint32_t)(x))<<ENET_MSCR_HOLDTIME_SHIFT))&ENET_MSCR_HOLDTIME_MASK)
bogdanm 0:9b334a45a8ff 5231 /* MIBC Bit Fields */
bogdanm 0:9b334a45a8ff 5232 #define ENET_MIBC_MIB_CLEAR_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 5233 #define ENET_MIBC_MIB_CLEAR_SHIFT 29
bogdanm 0:9b334a45a8ff 5234 #define ENET_MIBC_MIB_IDLE_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 5235 #define ENET_MIBC_MIB_IDLE_SHIFT 30
bogdanm 0:9b334a45a8ff 5236 #define ENET_MIBC_MIB_DIS_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 5237 #define ENET_MIBC_MIB_DIS_SHIFT 31
bogdanm 0:9b334a45a8ff 5238 /* RCR Bit Fields */
bogdanm 0:9b334a45a8ff 5239 #define ENET_RCR_LOOP_MASK 0x1u
bogdanm 0:9b334a45a8ff 5240 #define ENET_RCR_LOOP_SHIFT 0
bogdanm 0:9b334a45a8ff 5241 #define ENET_RCR_DRT_MASK 0x2u
bogdanm 0:9b334a45a8ff 5242 #define ENET_RCR_DRT_SHIFT 1
bogdanm 0:9b334a45a8ff 5243 #define ENET_RCR_MII_MODE_MASK 0x4u
bogdanm 0:9b334a45a8ff 5244 #define ENET_RCR_MII_MODE_SHIFT 2
bogdanm 0:9b334a45a8ff 5245 #define ENET_RCR_PROM_MASK 0x8u
bogdanm 0:9b334a45a8ff 5246 #define ENET_RCR_PROM_SHIFT 3
bogdanm 0:9b334a45a8ff 5247 #define ENET_RCR_BC_REJ_MASK 0x10u
bogdanm 0:9b334a45a8ff 5248 #define ENET_RCR_BC_REJ_SHIFT 4
bogdanm 0:9b334a45a8ff 5249 #define ENET_RCR_FCE_MASK 0x20u
bogdanm 0:9b334a45a8ff 5250 #define ENET_RCR_FCE_SHIFT 5
bogdanm 0:9b334a45a8ff 5251 #define ENET_RCR_RMII_MODE_MASK 0x100u
bogdanm 0:9b334a45a8ff 5252 #define ENET_RCR_RMII_MODE_SHIFT 8
bogdanm 0:9b334a45a8ff 5253 #define ENET_RCR_RMII_10T_MASK 0x200u
bogdanm 0:9b334a45a8ff 5254 #define ENET_RCR_RMII_10T_SHIFT 9
bogdanm 0:9b334a45a8ff 5255 #define ENET_RCR_PADEN_MASK 0x1000u
bogdanm 0:9b334a45a8ff 5256 #define ENET_RCR_PADEN_SHIFT 12
bogdanm 0:9b334a45a8ff 5257 #define ENET_RCR_PAUFWD_MASK 0x2000u
bogdanm 0:9b334a45a8ff 5258 #define ENET_RCR_PAUFWD_SHIFT 13
bogdanm 0:9b334a45a8ff 5259 #define ENET_RCR_CRCFWD_MASK 0x4000u
bogdanm 0:9b334a45a8ff 5260 #define ENET_RCR_CRCFWD_SHIFT 14
bogdanm 0:9b334a45a8ff 5261 #define ENET_RCR_CFEN_MASK 0x8000u
bogdanm 0:9b334a45a8ff 5262 #define ENET_RCR_CFEN_SHIFT 15
bogdanm 0:9b334a45a8ff 5263 #define ENET_RCR_MAX_FL_MASK 0x3FFF0000u
bogdanm 0:9b334a45a8ff 5264 #define ENET_RCR_MAX_FL_SHIFT 16
bogdanm 0:9b334a45a8ff 5265 #define ENET_RCR_MAX_FL(x) (((uint32_t)(((uint32_t)(x))<<ENET_RCR_MAX_FL_SHIFT))&ENET_RCR_MAX_FL_MASK)
bogdanm 0:9b334a45a8ff 5266 #define ENET_RCR_NLC_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 5267 #define ENET_RCR_NLC_SHIFT 30
bogdanm 0:9b334a45a8ff 5268 #define ENET_RCR_GRS_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 5269 #define ENET_RCR_GRS_SHIFT 31
bogdanm 0:9b334a45a8ff 5270 /* TCR Bit Fields */
bogdanm 0:9b334a45a8ff 5271 #define ENET_TCR_GTS_MASK 0x1u
bogdanm 0:9b334a45a8ff 5272 #define ENET_TCR_GTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5273 #define ENET_TCR_FDEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 5274 #define ENET_TCR_FDEN_SHIFT 2
bogdanm 0:9b334a45a8ff 5275 #define ENET_TCR_TFC_PAUSE_MASK 0x8u
bogdanm 0:9b334a45a8ff 5276 #define ENET_TCR_TFC_PAUSE_SHIFT 3
bogdanm 0:9b334a45a8ff 5277 #define ENET_TCR_RFC_PAUSE_MASK 0x10u
bogdanm 0:9b334a45a8ff 5278 #define ENET_TCR_RFC_PAUSE_SHIFT 4
bogdanm 0:9b334a45a8ff 5279 #define ENET_TCR_ADDSEL_MASK 0xE0u
bogdanm 0:9b334a45a8ff 5280 #define ENET_TCR_ADDSEL_SHIFT 5
bogdanm 0:9b334a45a8ff 5281 #define ENET_TCR_ADDSEL(x) (((uint32_t)(((uint32_t)(x))<<ENET_TCR_ADDSEL_SHIFT))&ENET_TCR_ADDSEL_MASK)
bogdanm 0:9b334a45a8ff 5282 #define ENET_TCR_ADDINS_MASK 0x100u
bogdanm 0:9b334a45a8ff 5283 #define ENET_TCR_ADDINS_SHIFT 8
bogdanm 0:9b334a45a8ff 5284 #define ENET_TCR_CRCFWD_MASK 0x200u
bogdanm 0:9b334a45a8ff 5285 #define ENET_TCR_CRCFWD_SHIFT 9
bogdanm 0:9b334a45a8ff 5286 /* PALR Bit Fields */
bogdanm 0:9b334a45a8ff 5287 #define ENET_PALR_PADDR1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5288 #define ENET_PALR_PADDR1_SHIFT 0
bogdanm 0:9b334a45a8ff 5289 #define ENET_PALR_PADDR1(x) (((uint32_t)(((uint32_t)(x))<<ENET_PALR_PADDR1_SHIFT))&ENET_PALR_PADDR1_MASK)
bogdanm 0:9b334a45a8ff 5290 /* PAUR Bit Fields */
bogdanm 0:9b334a45a8ff 5291 #define ENET_PAUR_TYPE_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5292 #define ENET_PAUR_TYPE_SHIFT 0
bogdanm 0:9b334a45a8ff 5293 #define ENET_PAUR_TYPE(x) (((uint32_t)(((uint32_t)(x))<<ENET_PAUR_TYPE_SHIFT))&ENET_PAUR_TYPE_MASK)
bogdanm 0:9b334a45a8ff 5294 #define ENET_PAUR_PADDR2_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 5295 #define ENET_PAUR_PADDR2_SHIFT 16
bogdanm 0:9b334a45a8ff 5296 #define ENET_PAUR_PADDR2(x) (((uint32_t)(((uint32_t)(x))<<ENET_PAUR_PADDR2_SHIFT))&ENET_PAUR_PADDR2_MASK)
bogdanm 0:9b334a45a8ff 5297 /* OPD Bit Fields */
bogdanm 0:9b334a45a8ff 5298 #define ENET_OPD_PAUSE_DUR_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5299 #define ENET_OPD_PAUSE_DUR_SHIFT 0
bogdanm 0:9b334a45a8ff 5300 #define ENET_OPD_PAUSE_DUR(x) (((uint32_t)(((uint32_t)(x))<<ENET_OPD_PAUSE_DUR_SHIFT))&ENET_OPD_PAUSE_DUR_MASK)
bogdanm 0:9b334a45a8ff 5301 #define ENET_OPD_OPCODE_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 5302 #define ENET_OPD_OPCODE_SHIFT 16
bogdanm 0:9b334a45a8ff 5303 #define ENET_OPD_OPCODE(x) (((uint32_t)(((uint32_t)(x))<<ENET_OPD_OPCODE_SHIFT))&ENET_OPD_OPCODE_MASK)
bogdanm 0:9b334a45a8ff 5304 /* IAUR Bit Fields */
bogdanm 0:9b334a45a8ff 5305 #define ENET_IAUR_IADDR1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5306 #define ENET_IAUR_IADDR1_SHIFT 0
bogdanm 0:9b334a45a8ff 5307 #define ENET_IAUR_IADDR1(x) (((uint32_t)(((uint32_t)(x))<<ENET_IAUR_IADDR1_SHIFT))&ENET_IAUR_IADDR1_MASK)
bogdanm 0:9b334a45a8ff 5308 /* IALR Bit Fields */
bogdanm 0:9b334a45a8ff 5309 #define ENET_IALR_IADDR2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5310 #define ENET_IALR_IADDR2_SHIFT 0
bogdanm 0:9b334a45a8ff 5311 #define ENET_IALR_IADDR2(x) (((uint32_t)(((uint32_t)(x))<<ENET_IALR_IADDR2_SHIFT))&ENET_IALR_IADDR2_MASK)
bogdanm 0:9b334a45a8ff 5312 /* GAUR Bit Fields */
bogdanm 0:9b334a45a8ff 5313 #define ENET_GAUR_GADDR1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5314 #define ENET_GAUR_GADDR1_SHIFT 0
bogdanm 0:9b334a45a8ff 5315 #define ENET_GAUR_GADDR1(x) (((uint32_t)(((uint32_t)(x))<<ENET_GAUR_GADDR1_SHIFT))&ENET_GAUR_GADDR1_MASK)
bogdanm 0:9b334a45a8ff 5316 /* GALR Bit Fields */
bogdanm 0:9b334a45a8ff 5317 #define ENET_GALR_GADDR2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5318 #define ENET_GALR_GADDR2_SHIFT 0
bogdanm 0:9b334a45a8ff 5319 #define ENET_GALR_GADDR2(x) (((uint32_t)(((uint32_t)(x))<<ENET_GALR_GADDR2_SHIFT))&ENET_GALR_GADDR2_MASK)
bogdanm 0:9b334a45a8ff 5320 /* TFWR Bit Fields */
bogdanm 0:9b334a45a8ff 5321 #define ENET_TFWR_TFWR_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 5322 #define ENET_TFWR_TFWR_SHIFT 0
bogdanm 0:9b334a45a8ff 5323 #define ENET_TFWR_TFWR(x) (((uint32_t)(((uint32_t)(x))<<ENET_TFWR_TFWR_SHIFT))&ENET_TFWR_TFWR_MASK)
bogdanm 0:9b334a45a8ff 5324 #define ENET_TFWR_STRFWD_MASK 0x100u
bogdanm 0:9b334a45a8ff 5325 #define ENET_TFWR_STRFWD_SHIFT 8
bogdanm 0:9b334a45a8ff 5326 /* RDSR Bit Fields */
bogdanm 0:9b334a45a8ff 5327 #define ENET_RDSR_R_DES_START_MASK 0xFFFFFFF8u
bogdanm 0:9b334a45a8ff 5328 #define ENET_RDSR_R_DES_START_SHIFT 3
bogdanm 0:9b334a45a8ff 5329 #define ENET_RDSR_R_DES_START(x) (((uint32_t)(((uint32_t)(x))<<ENET_RDSR_R_DES_START_SHIFT))&ENET_RDSR_R_DES_START_MASK)
bogdanm 0:9b334a45a8ff 5330 /* TDSR Bit Fields */
bogdanm 0:9b334a45a8ff 5331 #define ENET_TDSR_X_DES_START_MASK 0xFFFFFFF8u
bogdanm 0:9b334a45a8ff 5332 #define ENET_TDSR_X_DES_START_SHIFT 3
bogdanm 0:9b334a45a8ff 5333 #define ENET_TDSR_X_DES_START(x) (((uint32_t)(((uint32_t)(x))<<ENET_TDSR_X_DES_START_SHIFT))&ENET_TDSR_X_DES_START_MASK)
bogdanm 0:9b334a45a8ff 5334 /* MRBR Bit Fields */
bogdanm 0:9b334a45a8ff 5335 #define ENET_MRBR_R_BUF_SIZE_MASK 0x3FF0u
bogdanm 0:9b334a45a8ff 5336 #define ENET_MRBR_R_BUF_SIZE_SHIFT 4
bogdanm 0:9b334a45a8ff 5337 #define ENET_MRBR_R_BUF_SIZE(x) (((uint32_t)(((uint32_t)(x))<<ENET_MRBR_R_BUF_SIZE_SHIFT))&ENET_MRBR_R_BUF_SIZE_MASK)
bogdanm 0:9b334a45a8ff 5338 /* RSFL Bit Fields */
bogdanm 0:9b334a45a8ff 5339 #define ENET_RSFL_RX_SECTION_FULL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 5340 #define ENET_RSFL_RX_SECTION_FULL_SHIFT 0
bogdanm 0:9b334a45a8ff 5341 #define ENET_RSFL_RX_SECTION_FULL(x) (((uint32_t)(((uint32_t)(x))<<ENET_RSFL_RX_SECTION_FULL_SHIFT))&ENET_RSFL_RX_SECTION_FULL_MASK)
bogdanm 0:9b334a45a8ff 5342 /* RSEM Bit Fields */
bogdanm 0:9b334a45a8ff 5343 #define ENET_RSEM_RX_SECTION_EMPTY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 5344 #define ENET_RSEM_RX_SECTION_EMPTY_SHIFT 0
bogdanm 0:9b334a45a8ff 5345 #define ENET_RSEM_RX_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x))<<ENET_RSEM_RX_SECTION_EMPTY_SHIFT))&ENET_RSEM_RX_SECTION_EMPTY_MASK)
bogdanm 0:9b334a45a8ff 5346 #define ENET_RSEM_STAT_SECTION_EMPTY_MASK 0x1F0000u
bogdanm 0:9b334a45a8ff 5347 #define ENET_RSEM_STAT_SECTION_EMPTY_SHIFT 16
bogdanm 0:9b334a45a8ff 5348 #define ENET_RSEM_STAT_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x))<<ENET_RSEM_STAT_SECTION_EMPTY_SHIFT))&ENET_RSEM_STAT_SECTION_EMPTY_MASK)
bogdanm 0:9b334a45a8ff 5349 /* RAEM Bit Fields */
bogdanm 0:9b334a45a8ff 5350 #define ENET_RAEM_RX_ALMOST_EMPTY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 5351 #define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT 0
bogdanm 0:9b334a45a8ff 5352 #define ENET_RAEM_RX_ALMOST_EMPTY(x) (((uint32_t)(((uint32_t)(x))<<ENET_RAEM_RX_ALMOST_EMPTY_SHIFT))&ENET_RAEM_RX_ALMOST_EMPTY_MASK)
bogdanm 0:9b334a45a8ff 5353 /* RAFL Bit Fields */
bogdanm 0:9b334a45a8ff 5354 #define ENET_RAFL_RX_ALMOST_FULL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 5355 #define ENET_RAFL_RX_ALMOST_FULL_SHIFT 0
bogdanm 0:9b334a45a8ff 5356 #define ENET_RAFL_RX_ALMOST_FULL(x) (((uint32_t)(((uint32_t)(x))<<ENET_RAFL_RX_ALMOST_FULL_SHIFT))&ENET_RAFL_RX_ALMOST_FULL_MASK)
bogdanm 0:9b334a45a8ff 5357 /* TSEM Bit Fields */
bogdanm 0:9b334a45a8ff 5358 #define ENET_TSEM_TX_SECTION_EMPTY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 5359 #define ENET_TSEM_TX_SECTION_EMPTY_SHIFT 0
bogdanm 0:9b334a45a8ff 5360 #define ENET_TSEM_TX_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x))<<ENET_TSEM_TX_SECTION_EMPTY_SHIFT))&ENET_TSEM_TX_SECTION_EMPTY_MASK)
bogdanm 0:9b334a45a8ff 5361 /* TAEM Bit Fields */
bogdanm 0:9b334a45a8ff 5362 #define ENET_TAEM_TX_ALMOST_EMPTY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 5363 #define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT 0
bogdanm 0:9b334a45a8ff 5364 #define ENET_TAEM_TX_ALMOST_EMPTY(x) (((uint32_t)(((uint32_t)(x))<<ENET_TAEM_TX_ALMOST_EMPTY_SHIFT))&ENET_TAEM_TX_ALMOST_EMPTY_MASK)
bogdanm 0:9b334a45a8ff 5365 /* TAFL Bit Fields */
bogdanm 0:9b334a45a8ff 5366 #define ENET_TAFL_TX_ALMOST_FULL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 5367 #define ENET_TAFL_TX_ALMOST_FULL_SHIFT 0
bogdanm 0:9b334a45a8ff 5368 #define ENET_TAFL_TX_ALMOST_FULL(x) (((uint32_t)(((uint32_t)(x))<<ENET_TAFL_TX_ALMOST_FULL_SHIFT))&ENET_TAFL_TX_ALMOST_FULL_MASK)
bogdanm 0:9b334a45a8ff 5369 /* TIPG Bit Fields */
bogdanm 0:9b334a45a8ff 5370 #define ENET_TIPG_IPG_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 5371 #define ENET_TIPG_IPG_SHIFT 0
bogdanm 0:9b334a45a8ff 5372 #define ENET_TIPG_IPG(x) (((uint32_t)(((uint32_t)(x))<<ENET_TIPG_IPG_SHIFT))&ENET_TIPG_IPG_MASK)
bogdanm 0:9b334a45a8ff 5373 /* FTRL Bit Fields */
bogdanm 0:9b334a45a8ff 5374 #define ENET_FTRL_TRUNC_FL_MASK 0x3FFFu
bogdanm 0:9b334a45a8ff 5375 #define ENET_FTRL_TRUNC_FL_SHIFT 0
bogdanm 0:9b334a45a8ff 5376 #define ENET_FTRL_TRUNC_FL(x) (((uint32_t)(((uint32_t)(x))<<ENET_FTRL_TRUNC_FL_SHIFT))&ENET_FTRL_TRUNC_FL_MASK)
bogdanm 0:9b334a45a8ff 5377 /* TACC Bit Fields */
bogdanm 0:9b334a45a8ff 5378 #define ENET_TACC_SHIFT16_MASK 0x1u
bogdanm 0:9b334a45a8ff 5379 #define ENET_TACC_SHIFT16_SHIFT 0
bogdanm 0:9b334a45a8ff 5380 #define ENET_TACC_IPCHK_MASK 0x8u
bogdanm 0:9b334a45a8ff 5381 #define ENET_TACC_IPCHK_SHIFT 3
bogdanm 0:9b334a45a8ff 5382 #define ENET_TACC_PROCHK_MASK 0x10u
bogdanm 0:9b334a45a8ff 5383 #define ENET_TACC_PROCHK_SHIFT 4
bogdanm 0:9b334a45a8ff 5384 /* RACC Bit Fields */
bogdanm 0:9b334a45a8ff 5385 #define ENET_RACC_PADREM_MASK 0x1u
bogdanm 0:9b334a45a8ff 5386 #define ENET_RACC_PADREM_SHIFT 0
bogdanm 0:9b334a45a8ff 5387 #define ENET_RACC_IPDIS_MASK 0x2u
bogdanm 0:9b334a45a8ff 5388 #define ENET_RACC_IPDIS_SHIFT 1
bogdanm 0:9b334a45a8ff 5389 #define ENET_RACC_PRODIS_MASK 0x4u
bogdanm 0:9b334a45a8ff 5390 #define ENET_RACC_PRODIS_SHIFT 2
bogdanm 0:9b334a45a8ff 5391 #define ENET_RACC_LINEDIS_MASK 0x40u
bogdanm 0:9b334a45a8ff 5392 #define ENET_RACC_LINEDIS_SHIFT 6
bogdanm 0:9b334a45a8ff 5393 #define ENET_RACC_SHIFT16_MASK 0x80u
bogdanm 0:9b334a45a8ff 5394 #define ENET_RACC_SHIFT16_SHIFT 7
bogdanm 0:9b334a45a8ff 5395 /* RMON_T_PACKETS Bit Fields */
bogdanm 0:9b334a45a8ff 5396 #define ENET_RMON_T_PACKETS_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5397 #define ENET_RMON_T_PACKETS_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5398 #define ENET_RMON_T_PACKETS_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_PACKETS_TXPKTS_SHIFT))&ENET_RMON_T_PACKETS_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5399 /* RMON_T_BC_PKT Bit Fields */
bogdanm 0:9b334a45a8ff 5400 #define ENET_RMON_T_BC_PKT_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5401 #define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5402 #define ENET_RMON_T_BC_PKT_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_BC_PKT_TXPKTS_SHIFT))&ENET_RMON_T_BC_PKT_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5403 /* RMON_T_MC_PKT Bit Fields */
bogdanm 0:9b334a45a8ff 5404 #define ENET_RMON_T_MC_PKT_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5405 #define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5406 #define ENET_RMON_T_MC_PKT_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_MC_PKT_TXPKTS_SHIFT))&ENET_RMON_T_MC_PKT_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5407 /* RMON_T_CRC_ALIGN Bit Fields */
bogdanm 0:9b334a45a8ff 5408 #define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5409 #define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5410 #define ENET_RMON_T_CRC_ALIGN_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT))&ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5411 /* RMON_T_UNDERSIZE Bit Fields */
bogdanm 0:9b334a45a8ff 5412 #define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5413 #define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5414 #define ENET_RMON_T_UNDERSIZE_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT))&ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5415 /* RMON_T_OVERSIZE Bit Fields */
bogdanm 0:9b334a45a8ff 5416 #define ENET_RMON_T_OVERSIZE_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5417 #define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5418 #define ENET_RMON_T_OVERSIZE_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT))&ENET_RMON_T_OVERSIZE_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5419 /* RMON_T_FRAG Bit Fields */
bogdanm 0:9b334a45a8ff 5420 #define ENET_RMON_T_FRAG_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5421 #define ENET_RMON_T_FRAG_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5422 #define ENET_RMON_T_FRAG_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_FRAG_TXPKTS_SHIFT))&ENET_RMON_T_FRAG_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5423 /* RMON_T_JAB Bit Fields */
bogdanm 0:9b334a45a8ff 5424 #define ENET_RMON_T_JAB_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5425 #define ENET_RMON_T_JAB_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5426 #define ENET_RMON_T_JAB_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_JAB_TXPKTS_SHIFT))&ENET_RMON_T_JAB_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5427 /* RMON_T_COL Bit Fields */
bogdanm 0:9b334a45a8ff 5428 #define ENET_RMON_T_COL_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5429 #define ENET_RMON_T_COL_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5430 #define ENET_RMON_T_COL_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_COL_TXPKTS_SHIFT))&ENET_RMON_T_COL_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5431 /* RMON_T_P64 Bit Fields */
bogdanm 0:9b334a45a8ff 5432 #define ENET_RMON_T_P64_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5433 #define ENET_RMON_T_P64_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5434 #define ENET_RMON_T_P64_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P64_TXPKTS_SHIFT))&ENET_RMON_T_P64_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5435 /* RMON_T_P65TO127 Bit Fields */
bogdanm 0:9b334a45a8ff 5436 #define ENET_RMON_T_P65TO127_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5437 #define ENET_RMON_T_P65TO127_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5438 #define ENET_RMON_T_P65TO127_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P65TO127_TXPKTS_SHIFT))&ENET_RMON_T_P65TO127_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5439 /* RMON_T_P128TO255 Bit Fields */
bogdanm 0:9b334a45a8ff 5440 #define ENET_RMON_T_P128TO255_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5441 #define ENET_RMON_T_P128TO255_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5442 #define ENET_RMON_T_P128TO255_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P128TO255_TXPKTS_SHIFT))&ENET_RMON_T_P128TO255_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5443 /* RMON_T_P256TO511 Bit Fields */
bogdanm 0:9b334a45a8ff 5444 #define ENET_RMON_T_P256TO511_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5445 #define ENET_RMON_T_P256TO511_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5446 #define ENET_RMON_T_P256TO511_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P256TO511_TXPKTS_SHIFT))&ENET_RMON_T_P256TO511_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5447 /* RMON_T_P512TO1023 Bit Fields */
bogdanm 0:9b334a45a8ff 5448 #define ENET_RMON_T_P512TO1023_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5449 #define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5450 #define ENET_RMON_T_P512TO1023_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P512TO1023_TXPKTS_SHIFT))&ENET_RMON_T_P512TO1023_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5451 /* RMON_T_P1024TO2047 Bit Fields */
bogdanm 0:9b334a45a8ff 5452 #define ENET_RMON_T_P1024TO2047_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5453 #define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5454 #define ENET_RMON_T_P1024TO2047_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT))&ENET_RMON_T_P1024TO2047_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5455 /* RMON_T_P_GTE2048 Bit Fields */
bogdanm 0:9b334a45a8ff 5456 #define ENET_RMON_T_P_GTE2048_TXPKTS_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5457 #define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5458 #define ENET_RMON_T_P_GTE2048_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT))&ENET_RMON_T_P_GTE2048_TXPKTS_MASK)
bogdanm 0:9b334a45a8ff 5459 /* RMON_T_OCTETS Bit Fields */
bogdanm 0:9b334a45a8ff 5460 #define ENET_RMON_T_OCTETS_TXOCTS_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5461 #define ENET_RMON_T_OCTETS_TXOCTS_SHIFT 0
bogdanm 0:9b334a45a8ff 5462 #define ENET_RMON_T_OCTETS_TXOCTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_OCTETS_TXOCTS_SHIFT))&ENET_RMON_T_OCTETS_TXOCTS_MASK)
bogdanm 0:9b334a45a8ff 5463 /* IEEE_T_FRAME_OK Bit Fields */
bogdanm 0:9b334a45a8ff 5464 #define ENET_IEEE_T_FRAME_OK_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5465 #define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5466 #define ENET_IEEE_T_FRAME_OK_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_FRAME_OK_COUNT_SHIFT))&ENET_IEEE_T_FRAME_OK_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5467 /* IEEE_T_1COL Bit Fields */
bogdanm 0:9b334a45a8ff 5468 #define ENET_IEEE_T_1COL_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5469 #define ENET_IEEE_T_1COL_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5470 #define ENET_IEEE_T_1COL_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_1COL_COUNT_SHIFT))&ENET_IEEE_T_1COL_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5471 /* IEEE_T_MCOL Bit Fields */
bogdanm 0:9b334a45a8ff 5472 #define ENET_IEEE_T_MCOL_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5473 #define ENET_IEEE_T_MCOL_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5474 #define ENET_IEEE_T_MCOL_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_MCOL_COUNT_SHIFT))&ENET_IEEE_T_MCOL_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5475 /* IEEE_T_DEF Bit Fields */
bogdanm 0:9b334a45a8ff 5476 #define ENET_IEEE_T_DEF_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5477 #define ENET_IEEE_T_DEF_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5478 #define ENET_IEEE_T_DEF_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_DEF_COUNT_SHIFT))&ENET_IEEE_T_DEF_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5479 /* IEEE_T_LCOL Bit Fields */
bogdanm 0:9b334a45a8ff 5480 #define ENET_IEEE_T_LCOL_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5481 #define ENET_IEEE_T_LCOL_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5482 #define ENET_IEEE_T_LCOL_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_LCOL_COUNT_SHIFT))&ENET_IEEE_T_LCOL_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5483 /* IEEE_T_EXCOL Bit Fields */
bogdanm 0:9b334a45a8ff 5484 #define ENET_IEEE_T_EXCOL_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5485 #define ENET_IEEE_T_EXCOL_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5486 #define ENET_IEEE_T_EXCOL_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_EXCOL_COUNT_SHIFT))&ENET_IEEE_T_EXCOL_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5487 /* IEEE_T_MACERR Bit Fields */
bogdanm 0:9b334a45a8ff 5488 #define ENET_IEEE_T_MACERR_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5489 #define ENET_IEEE_T_MACERR_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5490 #define ENET_IEEE_T_MACERR_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_MACERR_COUNT_SHIFT))&ENET_IEEE_T_MACERR_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5491 /* IEEE_T_CSERR Bit Fields */
bogdanm 0:9b334a45a8ff 5492 #define ENET_IEEE_T_CSERR_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5493 #define ENET_IEEE_T_CSERR_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5494 #define ENET_IEEE_T_CSERR_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_CSERR_COUNT_SHIFT))&ENET_IEEE_T_CSERR_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5495 /* IEEE_T_FDXFC Bit Fields */
bogdanm 0:9b334a45a8ff 5496 #define ENET_IEEE_T_FDXFC_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5497 #define ENET_IEEE_T_FDXFC_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5498 #define ENET_IEEE_T_FDXFC_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_FDXFC_COUNT_SHIFT))&ENET_IEEE_T_FDXFC_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5499 /* IEEE_T_OCTETS_OK Bit Fields */
bogdanm 0:9b334a45a8ff 5500 #define ENET_IEEE_T_OCTETS_OK_COUNT_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5501 #define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5502 #define ENET_IEEE_T_OCTETS_OK_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT))&ENET_IEEE_T_OCTETS_OK_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5503 /* RMON_R_PACKETS Bit Fields */
bogdanm 0:9b334a45a8ff 5504 #define ENET_RMON_R_PACKETS_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5505 #define ENET_RMON_R_PACKETS_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5506 #define ENET_RMON_R_PACKETS_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_PACKETS_COUNT_SHIFT))&ENET_RMON_R_PACKETS_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5507 /* RMON_R_BC_PKT Bit Fields */
bogdanm 0:9b334a45a8ff 5508 #define ENET_RMON_R_BC_PKT_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5509 #define ENET_RMON_R_BC_PKT_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5510 #define ENET_RMON_R_BC_PKT_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_BC_PKT_COUNT_SHIFT))&ENET_RMON_R_BC_PKT_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5511 /* RMON_R_MC_PKT Bit Fields */
bogdanm 0:9b334a45a8ff 5512 #define ENET_RMON_R_MC_PKT_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5513 #define ENET_RMON_R_MC_PKT_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5514 #define ENET_RMON_R_MC_PKT_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_MC_PKT_COUNT_SHIFT))&ENET_RMON_R_MC_PKT_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5515 /* RMON_R_CRC_ALIGN Bit Fields */
bogdanm 0:9b334a45a8ff 5516 #define ENET_RMON_R_CRC_ALIGN_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5517 #define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5518 #define ENET_RMON_R_CRC_ALIGN_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT))&ENET_RMON_R_CRC_ALIGN_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5519 /* RMON_R_UNDERSIZE Bit Fields */
bogdanm 0:9b334a45a8ff 5520 #define ENET_RMON_R_UNDERSIZE_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5521 #define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5522 #define ENET_RMON_R_UNDERSIZE_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_UNDERSIZE_COUNT_SHIFT))&ENET_RMON_R_UNDERSIZE_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5523 /* RMON_R_OVERSIZE Bit Fields */
bogdanm 0:9b334a45a8ff 5524 #define ENET_RMON_R_OVERSIZE_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5525 #define ENET_RMON_R_OVERSIZE_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5526 #define ENET_RMON_R_OVERSIZE_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_OVERSIZE_COUNT_SHIFT))&ENET_RMON_R_OVERSIZE_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5527 /* RMON_R_FRAG Bit Fields */
bogdanm 0:9b334a45a8ff 5528 #define ENET_RMON_R_FRAG_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5529 #define ENET_RMON_R_FRAG_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5530 #define ENET_RMON_R_FRAG_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_FRAG_COUNT_SHIFT))&ENET_RMON_R_FRAG_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5531 /* RMON_R_JAB Bit Fields */
bogdanm 0:9b334a45a8ff 5532 #define ENET_RMON_R_JAB_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5533 #define ENET_RMON_R_JAB_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5534 #define ENET_RMON_R_JAB_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_JAB_COUNT_SHIFT))&ENET_RMON_R_JAB_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5535 /* RMON_R_P64 Bit Fields */
bogdanm 0:9b334a45a8ff 5536 #define ENET_RMON_R_P64_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5537 #define ENET_RMON_R_P64_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5538 #define ENET_RMON_R_P64_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P64_COUNT_SHIFT))&ENET_RMON_R_P64_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5539 /* RMON_R_P65TO127 Bit Fields */
bogdanm 0:9b334a45a8ff 5540 #define ENET_RMON_R_P65TO127_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5541 #define ENET_RMON_R_P65TO127_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5542 #define ENET_RMON_R_P65TO127_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P65TO127_COUNT_SHIFT))&ENET_RMON_R_P65TO127_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5543 /* RMON_R_P128TO255 Bit Fields */
bogdanm 0:9b334a45a8ff 5544 #define ENET_RMON_R_P128TO255_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5545 #define ENET_RMON_R_P128TO255_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5546 #define ENET_RMON_R_P128TO255_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P128TO255_COUNT_SHIFT))&ENET_RMON_R_P128TO255_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5547 /* RMON_R_P256TO511 Bit Fields */
bogdanm 0:9b334a45a8ff 5548 #define ENET_RMON_R_P256TO511_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5549 #define ENET_RMON_R_P256TO511_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5550 #define ENET_RMON_R_P256TO511_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P256TO511_COUNT_SHIFT))&ENET_RMON_R_P256TO511_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5551 /* RMON_R_P512TO1023 Bit Fields */
bogdanm 0:9b334a45a8ff 5552 #define ENET_RMON_R_P512TO1023_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5553 #define ENET_RMON_R_P512TO1023_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5554 #define ENET_RMON_R_P512TO1023_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P512TO1023_COUNT_SHIFT))&ENET_RMON_R_P512TO1023_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5555 /* RMON_R_P1024TO2047 Bit Fields */
bogdanm 0:9b334a45a8ff 5556 #define ENET_RMON_R_P1024TO2047_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5557 #define ENET_RMON_R_P1024TO2047_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5558 #define ENET_RMON_R_P1024TO2047_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P1024TO2047_COUNT_SHIFT))&ENET_RMON_R_P1024TO2047_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5559 /* RMON_R_P_GTE2048 Bit Fields */
bogdanm 0:9b334a45a8ff 5560 #define ENET_RMON_R_P_GTE2048_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5561 #define ENET_RMON_R_P_GTE2048_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5562 #define ENET_RMON_R_P_GTE2048_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P_GTE2048_COUNT_SHIFT))&ENET_RMON_R_P_GTE2048_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5563 /* RMON_R_OCTETS Bit Fields */
bogdanm 0:9b334a45a8ff 5564 #define ENET_RMON_R_OCTETS_COUNT_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5565 #define ENET_RMON_R_OCTETS_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5566 #define ENET_RMON_R_OCTETS_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_OCTETS_COUNT_SHIFT))&ENET_RMON_R_OCTETS_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5567 /* IEEE_R_DROP Bit Fields */
bogdanm 0:9b334a45a8ff 5568 #define ENET_IEEE_R_DROP_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5569 #define ENET_IEEE_R_DROP_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5570 #define ENET_IEEE_R_DROP_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_DROP_COUNT_SHIFT))&ENET_IEEE_R_DROP_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5571 /* IEEE_R_FRAME_OK Bit Fields */
bogdanm 0:9b334a45a8ff 5572 #define ENET_IEEE_R_FRAME_OK_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5573 #define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5574 #define ENET_IEEE_R_FRAME_OK_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_FRAME_OK_COUNT_SHIFT))&ENET_IEEE_R_FRAME_OK_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5575 /* IEEE_R_CRC Bit Fields */
bogdanm 0:9b334a45a8ff 5576 #define ENET_IEEE_R_CRC_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5577 #define ENET_IEEE_R_CRC_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5578 #define ENET_IEEE_R_CRC_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_CRC_COUNT_SHIFT))&ENET_IEEE_R_CRC_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5579 /* IEEE_R_ALIGN Bit Fields */
bogdanm 0:9b334a45a8ff 5580 #define ENET_IEEE_R_ALIGN_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5581 #define ENET_IEEE_R_ALIGN_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5582 #define ENET_IEEE_R_ALIGN_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_ALIGN_COUNT_SHIFT))&ENET_IEEE_R_ALIGN_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5583 /* IEEE_R_MACERR Bit Fields */
bogdanm 0:9b334a45a8ff 5584 #define ENET_IEEE_R_MACERR_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5585 #define ENET_IEEE_R_MACERR_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5586 #define ENET_IEEE_R_MACERR_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_MACERR_COUNT_SHIFT))&ENET_IEEE_R_MACERR_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5587 /* IEEE_R_FDXFC Bit Fields */
bogdanm 0:9b334a45a8ff 5588 #define ENET_IEEE_R_FDXFC_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 5589 #define ENET_IEEE_R_FDXFC_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5590 #define ENET_IEEE_R_FDXFC_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_FDXFC_COUNT_SHIFT))&ENET_IEEE_R_FDXFC_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5591 /* IEEE_R_OCTETS_OK Bit Fields */
bogdanm 0:9b334a45a8ff 5592 #define ENET_IEEE_R_OCTETS_OK_COUNT_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5593 #define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 5594 #define ENET_IEEE_R_OCTETS_OK_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT))&ENET_IEEE_R_OCTETS_OK_COUNT_MASK)
bogdanm 0:9b334a45a8ff 5595 /* ATCR Bit Fields */
bogdanm 0:9b334a45a8ff 5596 #define ENET_ATCR_EN_MASK 0x1u
bogdanm 0:9b334a45a8ff 5597 #define ENET_ATCR_EN_SHIFT 0
bogdanm 0:9b334a45a8ff 5598 #define ENET_ATCR_OFFEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 5599 #define ENET_ATCR_OFFEN_SHIFT 2
bogdanm 0:9b334a45a8ff 5600 #define ENET_ATCR_OFFRST_MASK 0x8u
bogdanm 0:9b334a45a8ff 5601 #define ENET_ATCR_OFFRST_SHIFT 3
bogdanm 0:9b334a45a8ff 5602 #define ENET_ATCR_PEREN_MASK 0x10u
bogdanm 0:9b334a45a8ff 5603 #define ENET_ATCR_PEREN_SHIFT 4
bogdanm 0:9b334a45a8ff 5604 #define ENET_ATCR_PINPER_MASK 0x80u
bogdanm 0:9b334a45a8ff 5605 #define ENET_ATCR_PINPER_SHIFT 7
bogdanm 0:9b334a45a8ff 5606 #define ENET_ATCR_RESTART_MASK 0x200u
bogdanm 0:9b334a45a8ff 5607 #define ENET_ATCR_RESTART_SHIFT 9
bogdanm 0:9b334a45a8ff 5608 #define ENET_ATCR_CAPTURE_MASK 0x800u
bogdanm 0:9b334a45a8ff 5609 #define ENET_ATCR_CAPTURE_SHIFT 11
bogdanm 0:9b334a45a8ff 5610 #define ENET_ATCR_SLAVE_MASK 0x2000u
bogdanm 0:9b334a45a8ff 5611 #define ENET_ATCR_SLAVE_SHIFT 13
bogdanm 0:9b334a45a8ff 5612 /* ATVR Bit Fields */
bogdanm 0:9b334a45a8ff 5613 #define ENET_ATVR_ATIME_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5614 #define ENET_ATVR_ATIME_SHIFT 0
bogdanm 0:9b334a45a8ff 5615 #define ENET_ATVR_ATIME(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATVR_ATIME_SHIFT))&ENET_ATVR_ATIME_MASK)
bogdanm 0:9b334a45a8ff 5616 /* ATOFF Bit Fields */
bogdanm 0:9b334a45a8ff 5617 #define ENET_ATOFF_OFFSET_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5618 #define ENET_ATOFF_OFFSET_SHIFT 0
bogdanm 0:9b334a45a8ff 5619 #define ENET_ATOFF_OFFSET(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATOFF_OFFSET_SHIFT))&ENET_ATOFF_OFFSET_MASK)
bogdanm 0:9b334a45a8ff 5620 /* ATPER Bit Fields */
bogdanm 0:9b334a45a8ff 5621 #define ENET_ATPER_PERIOD_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5622 #define ENET_ATPER_PERIOD_SHIFT 0
bogdanm 0:9b334a45a8ff 5623 #define ENET_ATPER_PERIOD(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATPER_PERIOD_SHIFT))&ENET_ATPER_PERIOD_MASK)
bogdanm 0:9b334a45a8ff 5624 /* ATCOR Bit Fields */
bogdanm 0:9b334a45a8ff 5625 #define ENET_ATCOR_COR_MASK 0x7FFFFFFFu
bogdanm 0:9b334a45a8ff 5626 #define ENET_ATCOR_COR_SHIFT 0
bogdanm 0:9b334a45a8ff 5627 #define ENET_ATCOR_COR(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATCOR_COR_SHIFT))&ENET_ATCOR_COR_MASK)
bogdanm 0:9b334a45a8ff 5628 /* ATINC Bit Fields */
bogdanm 0:9b334a45a8ff 5629 #define ENET_ATINC_INC_MASK 0x7Fu
bogdanm 0:9b334a45a8ff 5630 #define ENET_ATINC_INC_SHIFT 0
bogdanm 0:9b334a45a8ff 5631 #define ENET_ATINC_INC(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATINC_INC_SHIFT))&ENET_ATINC_INC_MASK)
bogdanm 0:9b334a45a8ff 5632 #define ENET_ATINC_INC_CORR_MASK 0x7F00u
bogdanm 0:9b334a45a8ff 5633 #define ENET_ATINC_INC_CORR_SHIFT 8
bogdanm 0:9b334a45a8ff 5634 #define ENET_ATINC_INC_CORR(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATINC_INC_CORR_SHIFT))&ENET_ATINC_INC_CORR_MASK)
bogdanm 0:9b334a45a8ff 5635 /* ATSTMP Bit Fields */
bogdanm 0:9b334a45a8ff 5636 #define ENET_ATSTMP_TIMESTAMP_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5637 #define ENET_ATSTMP_TIMESTAMP_SHIFT 0
bogdanm 0:9b334a45a8ff 5638 #define ENET_ATSTMP_TIMESTAMP(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATSTMP_TIMESTAMP_SHIFT))&ENET_ATSTMP_TIMESTAMP_MASK)
bogdanm 0:9b334a45a8ff 5639 /* TGSR Bit Fields */
bogdanm 0:9b334a45a8ff 5640 #define ENET_TGSR_TF0_MASK 0x1u
bogdanm 0:9b334a45a8ff 5641 #define ENET_TGSR_TF0_SHIFT 0
bogdanm 0:9b334a45a8ff 5642 #define ENET_TGSR_TF1_MASK 0x2u
bogdanm 0:9b334a45a8ff 5643 #define ENET_TGSR_TF1_SHIFT 1
bogdanm 0:9b334a45a8ff 5644 #define ENET_TGSR_TF2_MASK 0x4u
bogdanm 0:9b334a45a8ff 5645 #define ENET_TGSR_TF2_SHIFT 2
bogdanm 0:9b334a45a8ff 5646 #define ENET_TGSR_TF3_MASK 0x8u
bogdanm 0:9b334a45a8ff 5647 #define ENET_TGSR_TF3_SHIFT 3
bogdanm 0:9b334a45a8ff 5648 /* TCSR Bit Fields */
bogdanm 0:9b334a45a8ff 5649 #define ENET_TCSR_TDRE_MASK 0x1u
bogdanm 0:9b334a45a8ff 5650 #define ENET_TCSR_TDRE_SHIFT 0
bogdanm 0:9b334a45a8ff 5651 #define ENET_TCSR_TMODE_MASK 0x3Cu
bogdanm 0:9b334a45a8ff 5652 #define ENET_TCSR_TMODE_SHIFT 2
bogdanm 0:9b334a45a8ff 5653 #define ENET_TCSR_TMODE(x) (((uint32_t)(((uint32_t)(x))<<ENET_TCSR_TMODE_SHIFT))&ENET_TCSR_TMODE_MASK)
bogdanm 0:9b334a45a8ff 5654 #define ENET_TCSR_TIE_MASK 0x40u
bogdanm 0:9b334a45a8ff 5655 #define ENET_TCSR_TIE_SHIFT 6
bogdanm 0:9b334a45a8ff 5656 #define ENET_TCSR_TF_MASK 0x80u
bogdanm 0:9b334a45a8ff 5657 #define ENET_TCSR_TF_SHIFT 7
bogdanm 0:9b334a45a8ff 5658 /* TCCR Bit Fields */
bogdanm 0:9b334a45a8ff 5659 #define ENET_TCCR_TCC_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 5660 #define ENET_TCCR_TCC_SHIFT 0
bogdanm 0:9b334a45a8ff 5661 #define ENET_TCCR_TCC(x) (((uint32_t)(((uint32_t)(x))<<ENET_TCCR_TCC_SHIFT))&ENET_TCCR_TCC_MASK)
bogdanm 0:9b334a45a8ff 5662
bogdanm 0:9b334a45a8ff 5663 /*!
bogdanm 0:9b334a45a8ff 5664 * @}
bogdanm 0:9b334a45a8ff 5665 */ /* end of group ENET_Register_Masks */
bogdanm 0:9b334a45a8ff 5666
bogdanm 0:9b334a45a8ff 5667
bogdanm 0:9b334a45a8ff 5668 /* ENET - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 5669 /** Peripheral ENET base address */
bogdanm 0:9b334a45a8ff 5670 #define ENET_BASE (0x400C0000u)
bogdanm 0:9b334a45a8ff 5671 /** Peripheral ENET base pointer */
bogdanm 0:9b334a45a8ff 5672 #define ENET ((ENET_Type *)ENET_BASE)
bogdanm 0:9b334a45a8ff 5673 #define ENET_BASE_PTR (ENET)
bogdanm 0:9b334a45a8ff 5674 /** Array initializer of ENET peripheral base addresses */
bogdanm 0:9b334a45a8ff 5675 #define ENET_BASE_ADDRS { ENET_BASE }
bogdanm 0:9b334a45a8ff 5676 /** Array initializer of ENET peripheral base pointers */
bogdanm 0:9b334a45a8ff 5677 #define ENET_BASE_PTRS { ENET }
bogdanm 0:9b334a45a8ff 5678 /** Interrupt vectors for the ENET peripheral type */
bogdanm 0:9b334a45a8ff 5679 #define ENET_Transmit_IRQS { ENET_Transmit_IRQn }
bogdanm 0:9b334a45a8ff 5680 #define ENET_Receive_IRQS { ENET_Receive_IRQn }
bogdanm 0:9b334a45a8ff 5681 #define ENET_Error_IRQS { ENET_Error_IRQn }
bogdanm 0:9b334a45a8ff 5682 #define ENET_1588_Timer_IRQS { ENET_1588_Timer_IRQn }
bogdanm 0:9b334a45a8ff 5683
bogdanm 0:9b334a45a8ff 5684 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5685 -- ENET - Register accessor macros
bogdanm 0:9b334a45a8ff 5686 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5687
bogdanm 0:9b334a45a8ff 5688 /*!
bogdanm 0:9b334a45a8ff 5689 * @addtogroup ENET_Register_Accessor_Macros ENET - Register accessor macros
bogdanm 0:9b334a45a8ff 5690 * @{
bogdanm 0:9b334a45a8ff 5691 */
bogdanm 0:9b334a45a8ff 5692
bogdanm 0:9b334a45a8ff 5693
bogdanm 0:9b334a45a8ff 5694 /* ENET - Register instance definitions */
bogdanm 0:9b334a45a8ff 5695 /* ENET */
bogdanm 0:9b334a45a8ff 5696 #define ENET_EIR ENET_EIR_REG(ENET)
bogdanm 0:9b334a45a8ff 5697 #define ENET_EIMR ENET_EIMR_REG(ENET)
bogdanm 0:9b334a45a8ff 5698 #define ENET_RDAR ENET_RDAR_REG(ENET)
bogdanm 0:9b334a45a8ff 5699 #define ENET_TDAR ENET_TDAR_REG(ENET)
bogdanm 0:9b334a45a8ff 5700 #define ENET_ECR ENET_ECR_REG(ENET)
bogdanm 0:9b334a45a8ff 5701 #define ENET_MMFR ENET_MMFR_REG(ENET)
bogdanm 0:9b334a45a8ff 5702 #define ENET_MSCR ENET_MSCR_REG(ENET)
bogdanm 0:9b334a45a8ff 5703 #define ENET_MIBC ENET_MIBC_REG(ENET)
bogdanm 0:9b334a45a8ff 5704 #define ENET_RCR ENET_RCR_REG(ENET)
bogdanm 0:9b334a45a8ff 5705 #define ENET_TCR ENET_TCR_REG(ENET)
bogdanm 0:9b334a45a8ff 5706 #define ENET_PALR ENET_PALR_REG(ENET)
bogdanm 0:9b334a45a8ff 5707 #define ENET_PAUR ENET_PAUR_REG(ENET)
bogdanm 0:9b334a45a8ff 5708 #define ENET_OPD ENET_OPD_REG(ENET)
bogdanm 0:9b334a45a8ff 5709 #define ENET_IAUR ENET_IAUR_REG(ENET)
bogdanm 0:9b334a45a8ff 5710 #define ENET_IALR ENET_IALR_REG(ENET)
bogdanm 0:9b334a45a8ff 5711 #define ENET_GAUR ENET_GAUR_REG(ENET)
bogdanm 0:9b334a45a8ff 5712 #define ENET_GALR ENET_GALR_REG(ENET)
bogdanm 0:9b334a45a8ff 5713 #define ENET_TFWR ENET_TFWR_REG(ENET)
bogdanm 0:9b334a45a8ff 5714 #define ENET_RDSR ENET_RDSR_REG(ENET)
bogdanm 0:9b334a45a8ff 5715 #define ENET_TDSR ENET_TDSR_REG(ENET)
bogdanm 0:9b334a45a8ff 5716 #define ENET_MRBR ENET_MRBR_REG(ENET)
bogdanm 0:9b334a45a8ff 5717 #define ENET_RSFL ENET_RSFL_REG(ENET)
bogdanm 0:9b334a45a8ff 5718 #define ENET_RSEM ENET_RSEM_REG(ENET)
bogdanm 0:9b334a45a8ff 5719 #define ENET_RAEM ENET_RAEM_REG(ENET)
bogdanm 0:9b334a45a8ff 5720 #define ENET_RAFL ENET_RAFL_REG(ENET)
bogdanm 0:9b334a45a8ff 5721 #define ENET_TSEM ENET_TSEM_REG(ENET)
bogdanm 0:9b334a45a8ff 5722 #define ENET_TAEM ENET_TAEM_REG(ENET)
bogdanm 0:9b334a45a8ff 5723 #define ENET_TAFL ENET_TAFL_REG(ENET)
bogdanm 0:9b334a45a8ff 5724 #define ENET_TIPG ENET_TIPG_REG(ENET)
bogdanm 0:9b334a45a8ff 5725 #define ENET_FTRL ENET_FTRL_REG(ENET)
bogdanm 0:9b334a45a8ff 5726 #define ENET_TACC ENET_TACC_REG(ENET)
bogdanm 0:9b334a45a8ff 5727 #define ENET_RACC ENET_RACC_REG(ENET)
bogdanm 0:9b334a45a8ff 5728 #define ENET_RMON_T_PACKETS ENET_RMON_T_PACKETS_REG(ENET)
bogdanm 0:9b334a45a8ff 5729 #define ENET_RMON_T_BC_PKT ENET_RMON_T_BC_PKT_REG(ENET)
bogdanm 0:9b334a45a8ff 5730 #define ENET_RMON_T_MC_PKT ENET_RMON_T_MC_PKT_REG(ENET)
bogdanm 0:9b334a45a8ff 5731 #define ENET_RMON_T_CRC_ALIGN ENET_RMON_T_CRC_ALIGN_REG(ENET)
bogdanm 0:9b334a45a8ff 5732 #define ENET_RMON_T_UNDERSIZE ENET_RMON_T_UNDERSIZE_REG(ENET)
bogdanm 0:9b334a45a8ff 5733 #define ENET_RMON_T_OVERSIZE ENET_RMON_T_OVERSIZE_REG(ENET)
bogdanm 0:9b334a45a8ff 5734 #define ENET_RMON_T_FRAG ENET_RMON_T_FRAG_REG(ENET)
bogdanm 0:9b334a45a8ff 5735 #define ENET_RMON_T_JAB ENET_RMON_T_JAB_REG(ENET)
bogdanm 0:9b334a45a8ff 5736 #define ENET_RMON_T_COL ENET_RMON_T_COL_REG(ENET)
bogdanm 0:9b334a45a8ff 5737 #define ENET_RMON_T_P64 ENET_RMON_T_P64_REG(ENET)
bogdanm 0:9b334a45a8ff 5738 #define ENET_RMON_T_P65TO127 ENET_RMON_T_P65TO127_REG(ENET)
bogdanm 0:9b334a45a8ff 5739 #define ENET_RMON_T_P128TO255 ENET_RMON_T_P128TO255_REG(ENET)
bogdanm 0:9b334a45a8ff 5740 #define ENET_RMON_T_P256TO511 ENET_RMON_T_P256TO511_REG(ENET)
bogdanm 0:9b334a45a8ff 5741 #define ENET_RMON_T_P512TO1023 ENET_RMON_T_P512TO1023_REG(ENET)
bogdanm 0:9b334a45a8ff 5742 #define ENET_RMON_T_P1024TO2047 ENET_RMON_T_P1024TO2047_REG(ENET)
bogdanm 0:9b334a45a8ff 5743 #define ENET_RMON_T_P_GTE2048 ENET_RMON_T_P_GTE2048_REG(ENET)
bogdanm 0:9b334a45a8ff 5744 #define ENET_RMON_T_OCTETS ENET_RMON_T_OCTETS_REG(ENET)
bogdanm 0:9b334a45a8ff 5745 #define ENET_IEEE_T_FRAME_OK ENET_IEEE_T_FRAME_OK_REG(ENET)
bogdanm 0:9b334a45a8ff 5746 #define ENET_IEEE_T_1COL ENET_IEEE_T_1COL_REG(ENET)
bogdanm 0:9b334a45a8ff 5747 #define ENET_IEEE_T_MCOL ENET_IEEE_T_MCOL_REG(ENET)
bogdanm 0:9b334a45a8ff 5748 #define ENET_IEEE_T_DEF ENET_IEEE_T_DEF_REG(ENET)
bogdanm 0:9b334a45a8ff 5749 #define ENET_IEEE_T_LCOL ENET_IEEE_T_LCOL_REG(ENET)
bogdanm 0:9b334a45a8ff 5750 #define ENET_IEEE_T_EXCOL ENET_IEEE_T_EXCOL_REG(ENET)
bogdanm 0:9b334a45a8ff 5751 #define ENET_IEEE_T_MACERR ENET_IEEE_T_MACERR_REG(ENET)
bogdanm 0:9b334a45a8ff 5752 #define ENET_IEEE_T_CSERR ENET_IEEE_T_CSERR_REG(ENET)
bogdanm 0:9b334a45a8ff 5753 #define ENET_IEEE_T_FDXFC ENET_IEEE_T_FDXFC_REG(ENET)
bogdanm 0:9b334a45a8ff 5754 #define ENET_IEEE_T_OCTETS_OK ENET_IEEE_T_OCTETS_OK_REG(ENET)
bogdanm 0:9b334a45a8ff 5755 #define ENET_RMON_R_PACKETS ENET_RMON_R_PACKETS_REG(ENET)
bogdanm 0:9b334a45a8ff 5756 #define ENET_RMON_R_BC_PKT ENET_RMON_R_BC_PKT_REG(ENET)
bogdanm 0:9b334a45a8ff 5757 #define ENET_RMON_R_MC_PKT ENET_RMON_R_MC_PKT_REG(ENET)
bogdanm 0:9b334a45a8ff 5758 #define ENET_RMON_R_CRC_ALIGN ENET_RMON_R_CRC_ALIGN_REG(ENET)
bogdanm 0:9b334a45a8ff 5759 #define ENET_RMON_R_UNDERSIZE ENET_RMON_R_UNDERSIZE_REG(ENET)
bogdanm 0:9b334a45a8ff 5760 #define ENET_RMON_R_OVERSIZE ENET_RMON_R_OVERSIZE_REG(ENET)
bogdanm 0:9b334a45a8ff 5761 #define ENET_RMON_R_FRAG ENET_RMON_R_FRAG_REG(ENET)
bogdanm 0:9b334a45a8ff 5762 #define ENET_RMON_R_JAB ENET_RMON_R_JAB_REG(ENET)
bogdanm 0:9b334a45a8ff 5763 #define ENET_RMON_R_P64 ENET_RMON_R_P64_REG(ENET)
bogdanm 0:9b334a45a8ff 5764 #define ENET_RMON_R_P65TO127 ENET_RMON_R_P65TO127_REG(ENET)
bogdanm 0:9b334a45a8ff 5765 #define ENET_RMON_R_P128TO255 ENET_RMON_R_P128TO255_REG(ENET)
bogdanm 0:9b334a45a8ff 5766 #define ENET_RMON_R_P256TO511 ENET_RMON_R_P256TO511_REG(ENET)
bogdanm 0:9b334a45a8ff 5767 #define ENET_RMON_R_P512TO1023 ENET_RMON_R_P512TO1023_REG(ENET)
bogdanm 0:9b334a45a8ff 5768 #define ENET_RMON_R_P1024TO2047 ENET_RMON_R_P1024TO2047_REG(ENET)
bogdanm 0:9b334a45a8ff 5769 #define ENET_RMON_R_P_GTE2048 ENET_RMON_R_P_GTE2048_REG(ENET)
bogdanm 0:9b334a45a8ff 5770 #define ENET_RMON_R_OCTETS ENET_RMON_R_OCTETS_REG(ENET)
bogdanm 0:9b334a45a8ff 5771 #define ENET_IEEE_R_DROP ENET_IEEE_R_DROP_REG(ENET)
bogdanm 0:9b334a45a8ff 5772 #define ENET_IEEE_R_FRAME_OK ENET_IEEE_R_FRAME_OK_REG(ENET)
bogdanm 0:9b334a45a8ff 5773 #define ENET_IEEE_R_CRC ENET_IEEE_R_CRC_REG(ENET)
bogdanm 0:9b334a45a8ff 5774 #define ENET_IEEE_R_ALIGN ENET_IEEE_R_ALIGN_REG(ENET)
bogdanm 0:9b334a45a8ff 5775 #define ENET_IEEE_R_MACERR ENET_IEEE_R_MACERR_REG(ENET)
bogdanm 0:9b334a45a8ff 5776 #define ENET_IEEE_R_FDXFC ENET_IEEE_R_FDXFC_REG(ENET)
bogdanm 0:9b334a45a8ff 5777 #define ENET_IEEE_R_OCTETS_OK ENET_IEEE_R_OCTETS_OK_REG(ENET)
bogdanm 0:9b334a45a8ff 5778 #define ENET_ATCR ENET_ATCR_REG(ENET)
bogdanm 0:9b334a45a8ff 5779 #define ENET_ATVR ENET_ATVR_REG(ENET)
bogdanm 0:9b334a45a8ff 5780 #define ENET_ATOFF ENET_ATOFF_REG(ENET)
bogdanm 0:9b334a45a8ff 5781 #define ENET_ATPER ENET_ATPER_REG(ENET)
bogdanm 0:9b334a45a8ff 5782 #define ENET_ATCOR ENET_ATCOR_REG(ENET)
bogdanm 0:9b334a45a8ff 5783 #define ENET_ATINC ENET_ATINC_REG(ENET)
bogdanm 0:9b334a45a8ff 5784 #define ENET_ATSTMP ENET_ATSTMP_REG(ENET)
bogdanm 0:9b334a45a8ff 5785 #define ENET_TGSR ENET_TGSR_REG(ENET)
bogdanm 0:9b334a45a8ff 5786 #define ENET_TCSR0 ENET_TCSR_REG(ENET,0)
bogdanm 0:9b334a45a8ff 5787 #define ENET_TCCR0 ENET_TCCR_REG(ENET,0)
bogdanm 0:9b334a45a8ff 5788 #define ENET_TCSR1 ENET_TCSR_REG(ENET,1)
bogdanm 0:9b334a45a8ff 5789 #define ENET_TCCR1 ENET_TCCR_REG(ENET,1)
bogdanm 0:9b334a45a8ff 5790 #define ENET_TCSR2 ENET_TCSR_REG(ENET,2)
bogdanm 0:9b334a45a8ff 5791 #define ENET_TCCR2 ENET_TCCR_REG(ENET,2)
bogdanm 0:9b334a45a8ff 5792 #define ENET_TCSR3 ENET_TCSR_REG(ENET,3)
bogdanm 0:9b334a45a8ff 5793 #define ENET_TCCR3 ENET_TCCR_REG(ENET,3)
bogdanm 0:9b334a45a8ff 5794
bogdanm 0:9b334a45a8ff 5795 /* ENET - Register array accessors */
bogdanm 0:9b334a45a8ff 5796 #define ENET_TCSR(index) ENET_TCSR_REG(ENET,index)
bogdanm 0:9b334a45a8ff 5797 #define ENET_TCCR(index) ENET_TCCR_REG(ENET,index)
bogdanm 0:9b334a45a8ff 5798
bogdanm 0:9b334a45a8ff 5799 /*!
bogdanm 0:9b334a45a8ff 5800 * @}
bogdanm 0:9b334a45a8ff 5801 */ /* end of group ENET_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 5802
bogdanm 0:9b334a45a8ff 5803
bogdanm 0:9b334a45a8ff 5804 /*!
bogdanm 0:9b334a45a8ff 5805 * @}
bogdanm 0:9b334a45a8ff 5806 */ /* end of group ENET_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 5807
bogdanm 0:9b334a45a8ff 5808
bogdanm 0:9b334a45a8ff 5809 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5810 -- EWM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5811 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5812
bogdanm 0:9b334a45a8ff 5813 /*!
bogdanm 0:9b334a45a8ff 5814 * @addtogroup EWM_Peripheral_Access_Layer EWM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5815 * @{
bogdanm 0:9b334a45a8ff 5816 */
bogdanm 0:9b334a45a8ff 5817
bogdanm 0:9b334a45a8ff 5818 /** EWM - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 5819 typedef struct {
bogdanm 0:9b334a45a8ff 5820 __IO uint8_t CTRL; /**< Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 5821 __O uint8_t SERV; /**< Service Register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 5822 __IO uint8_t CMPL; /**< Compare Low Register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 5823 __IO uint8_t CMPH; /**< Compare High Register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 5824 } EWM_Type, *EWM_MemMapPtr;
bogdanm 0:9b334a45a8ff 5825
bogdanm 0:9b334a45a8ff 5826 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5827 -- EWM - Register accessor macros
bogdanm 0:9b334a45a8ff 5828 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5829
bogdanm 0:9b334a45a8ff 5830 /*!
bogdanm 0:9b334a45a8ff 5831 * @addtogroup EWM_Register_Accessor_Macros EWM - Register accessor macros
bogdanm 0:9b334a45a8ff 5832 * @{
bogdanm 0:9b334a45a8ff 5833 */
bogdanm 0:9b334a45a8ff 5834
bogdanm 0:9b334a45a8ff 5835
bogdanm 0:9b334a45a8ff 5836 /* EWM - Register accessors */
bogdanm 0:9b334a45a8ff 5837 #define EWM_CTRL_REG(base) ((base)->CTRL)
bogdanm 0:9b334a45a8ff 5838 #define EWM_SERV_REG(base) ((base)->SERV)
bogdanm 0:9b334a45a8ff 5839 #define EWM_CMPL_REG(base) ((base)->CMPL)
bogdanm 0:9b334a45a8ff 5840 #define EWM_CMPH_REG(base) ((base)->CMPH)
bogdanm 0:9b334a45a8ff 5841
bogdanm 0:9b334a45a8ff 5842 /*!
bogdanm 0:9b334a45a8ff 5843 * @}
bogdanm 0:9b334a45a8ff 5844 */ /* end of group EWM_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 5845
bogdanm 0:9b334a45a8ff 5846
bogdanm 0:9b334a45a8ff 5847 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5848 -- EWM Register Masks
bogdanm 0:9b334a45a8ff 5849 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5850
bogdanm 0:9b334a45a8ff 5851 /*!
bogdanm 0:9b334a45a8ff 5852 * @addtogroup EWM_Register_Masks EWM Register Masks
bogdanm 0:9b334a45a8ff 5853 * @{
bogdanm 0:9b334a45a8ff 5854 */
bogdanm 0:9b334a45a8ff 5855
bogdanm 0:9b334a45a8ff 5856 /* CTRL Bit Fields */
bogdanm 0:9b334a45a8ff 5857 #define EWM_CTRL_EWMEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 5858 #define EWM_CTRL_EWMEN_SHIFT 0
bogdanm 0:9b334a45a8ff 5859 #define EWM_CTRL_ASSIN_MASK 0x2u
bogdanm 0:9b334a45a8ff 5860 #define EWM_CTRL_ASSIN_SHIFT 1
bogdanm 0:9b334a45a8ff 5861 #define EWM_CTRL_INEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 5862 #define EWM_CTRL_INEN_SHIFT 2
bogdanm 0:9b334a45a8ff 5863 #define EWM_CTRL_INTEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 5864 #define EWM_CTRL_INTEN_SHIFT 3
bogdanm 0:9b334a45a8ff 5865 /* SERV Bit Fields */
bogdanm 0:9b334a45a8ff 5866 #define EWM_SERV_SERVICE_MASK 0xFFu
bogdanm 0:9b334a45a8ff 5867 #define EWM_SERV_SERVICE_SHIFT 0
bogdanm 0:9b334a45a8ff 5868 #define EWM_SERV_SERVICE(x) (((uint8_t)(((uint8_t)(x))<<EWM_SERV_SERVICE_SHIFT))&EWM_SERV_SERVICE_MASK)
bogdanm 0:9b334a45a8ff 5869 /* CMPL Bit Fields */
bogdanm 0:9b334a45a8ff 5870 #define EWM_CMPL_COMPAREL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 5871 #define EWM_CMPL_COMPAREL_SHIFT 0
bogdanm 0:9b334a45a8ff 5872 #define EWM_CMPL_COMPAREL(x) (((uint8_t)(((uint8_t)(x))<<EWM_CMPL_COMPAREL_SHIFT))&EWM_CMPL_COMPAREL_MASK)
bogdanm 0:9b334a45a8ff 5873 /* CMPH Bit Fields */
bogdanm 0:9b334a45a8ff 5874 #define EWM_CMPH_COMPAREH_MASK 0xFFu
bogdanm 0:9b334a45a8ff 5875 #define EWM_CMPH_COMPAREH_SHIFT 0
bogdanm 0:9b334a45a8ff 5876 #define EWM_CMPH_COMPAREH(x) (((uint8_t)(((uint8_t)(x))<<EWM_CMPH_COMPAREH_SHIFT))&EWM_CMPH_COMPAREH_MASK)
bogdanm 0:9b334a45a8ff 5877
bogdanm 0:9b334a45a8ff 5878 /*!
bogdanm 0:9b334a45a8ff 5879 * @}
bogdanm 0:9b334a45a8ff 5880 */ /* end of group EWM_Register_Masks */
bogdanm 0:9b334a45a8ff 5881
bogdanm 0:9b334a45a8ff 5882
bogdanm 0:9b334a45a8ff 5883 /* EWM - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 5884 /** Peripheral EWM base address */
bogdanm 0:9b334a45a8ff 5885 #define EWM_BASE (0x40061000u)
bogdanm 0:9b334a45a8ff 5886 /** Peripheral EWM base pointer */
bogdanm 0:9b334a45a8ff 5887 #define EWM ((EWM_Type *)EWM_BASE)
bogdanm 0:9b334a45a8ff 5888 #define EWM_BASE_PTR (EWM)
bogdanm 0:9b334a45a8ff 5889 /** Array initializer of EWM peripheral base addresses */
bogdanm 0:9b334a45a8ff 5890 #define EWM_BASE_ADDRS { EWM_BASE }
bogdanm 0:9b334a45a8ff 5891 /** Array initializer of EWM peripheral base pointers */
bogdanm 0:9b334a45a8ff 5892 #define EWM_BASE_PTRS { EWM }
bogdanm 0:9b334a45a8ff 5893 /** Interrupt vectors for the EWM peripheral type */
bogdanm 0:9b334a45a8ff 5894 #define EWM_IRQS { Watchdog_IRQn }
bogdanm 0:9b334a45a8ff 5895
bogdanm 0:9b334a45a8ff 5896 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5897 -- EWM - Register accessor macros
bogdanm 0:9b334a45a8ff 5898 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5899
bogdanm 0:9b334a45a8ff 5900 /*!
bogdanm 0:9b334a45a8ff 5901 * @addtogroup EWM_Register_Accessor_Macros EWM - Register accessor macros
bogdanm 0:9b334a45a8ff 5902 * @{
bogdanm 0:9b334a45a8ff 5903 */
bogdanm 0:9b334a45a8ff 5904
bogdanm 0:9b334a45a8ff 5905
bogdanm 0:9b334a45a8ff 5906 /* EWM - Register instance definitions */
bogdanm 0:9b334a45a8ff 5907 /* EWM */
bogdanm 0:9b334a45a8ff 5908 #define EWM_CTRL EWM_CTRL_REG(EWM)
bogdanm 0:9b334a45a8ff 5909 #define EWM_SERV EWM_SERV_REG(EWM)
bogdanm 0:9b334a45a8ff 5910 #define EWM_CMPL EWM_CMPL_REG(EWM)
bogdanm 0:9b334a45a8ff 5911 #define EWM_CMPH EWM_CMPH_REG(EWM)
bogdanm 0:9b334a45a8ff 5912
bogdanm 0:9b334a45a8ff 5913 /*!
bogdanm 0:9b334a45a8ff 5914 * @}
bogdanm 0:9b334a45a8ff 5915 */ /* end of group EWM_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 5916
bogdanm 0:9b334a45a8ff 5917
bogdanm 0:9b334a45a8ff 5918 /*!
bogdanm 0:9b334a45a8ff 5919 * @}
bogdanm 0:9b334a45a8ff 5920 */ /* end of group EWM_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 5921
bogdanm 0:9b334a45a8ff 5922
bogdanm 0:9b334a45a8ff 5923 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5924 -- FB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5925 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5926
bogdanm 0:9b334a45a8ff 5927 /*!
bogdanm 0:9b334a45a8ff 5928 * @addtogroup FB_Peripheral_Access_Layer FB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5929 * @{
bogdanm 0:9b334a45a8ff 5930 */
bogdanm 0:9b334a45a8ff 5931
bogdanm 0:9b334a45a8ff 5932 /** FB - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 5933 typedef struct {
bogdanm 0:9b334a45a8ff 5934 struct { /* offset: 0x0, array step: 0xC */
bogdanm 0:9b334a45a8ff 5935 __IO uint32_t CSAR; /**< Chip Select Address Register, array offset: 0x0, array step: 0xC */
bogdanm 0:9b334a45a8ff 5936 __IO uint32_t CSMR; /**< Chip Select Mask Register, array offset: 0x4, array step: 0xC */
bogdanm 0:9b334a45a8ff 5937 __IO uint32_t CSCR; /**< Chip Select Control Register, array offset: 0x8, array step: 0xC */
bogdanm 0:9b334a45a8ff 5938 } CS[6];
bogdanm 0:9b334a45a8ff 5939 uint8_t RESERVED_0[24];
bogdanm 0:9b334a45a8ff 5940 __IO uint32_t CSPMCR; /**< Chip Select port Multiplexing Control Register, offset: 0x60 */
bogdanm 0:9b334a45a8ff 5941 } FB_Type, *FB_MemMapPtr;
bogdanm 0:9b334a45a8ff 5942
bogdanm 0:9b334a45a8ff 5943 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5944 -- FB - Register accessor macros
bogdanm 0:9b334a45a8ff 5945 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5946
bogdanm 0:9b334a45a8ff 5947 /*!
bogdanm 0:9b334a45a8ff 5948 * @addtogroup FB_Register_Accessor_Macros FB - Register accessor macros
bogdanm 0:9b334a45a8ff 5949 * @{
bogdanm 0:9b334a45a8ff 5950 */
bogdanm 0:9b334a45a8ff 5951
bogdanm 0:9b334a45a8ff 5952
bogdanm 0:9b334a45a8ff 5953 /* FB - Register accessors */
bogdanm 0:9b334a45a8ff 5954 #define FB_CSAR_REG(base,index) ((base)->CS[index].CSAR)
bogdanm 0:9b334a45a8ff 5955 #define FB_CSMR_REG(base,index) ((base)->CS[index].CSMR)
bogdanm 0:9b334a45a8ff 5956 #define FB_CSCR_REG(base,index) ((base)->CS[index].CSCR)
bogdanm 0:9b334a45a8ff 5957 #define FB_CSPMCR_REG(base) ((base)->CSPMCR)
bogdanm 0:9b334a45a8ff 5958
bogdanm 0:9b334a45a8ff 5959 /*!
bogdanm 0:9b334a45a8ff 5960 * @}
bogdanm 0:9b334a45a8ff 5961 */ /* end of group FB_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 5962
bogdanm 0:9b334a45a8ff 5963
bogdanm 0:9b334a45a8ff 5964 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5965 -- FB Register Masks
bogdanm 0:9b334a45a8ff 5966 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5967
bogdanm 0:9b334a45a8ff 5968 /*!
bogdanm 0:9b334a45a8ff 5969 * @addtogroup FB_Register_Masks FB Register Masks
bogdanm 0:9b334a45a8ff 5970 * @{
bogdanm 0:9b334a45a8ff 5971 */
bogdanm 0:9b334a45a8ff 5972
bogdanm 0:9b334a45a8ff 5973 /* CSAR Bit Fields */
bogdanm 0:9b334a45a8ff 5974 #define FB_CSAR_BA_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 5975 #define FB_CSAR_BA_SHIFT 16
bogdanm 0:9b334a45a8ff 5976 #define FB_CSAR_BA(x) (((uint32_t)(((uint32_t)(x))<<FB_CSAR_BA_SHIFT))&FB_CSAR_BA_MASK)
bogdanm 0:9b334a45a8ff 5977 /* CSMR Bit Fields */
bogdanm 0:9b334a45a8ff 5978 #define FB_CSMR_V_MASK 0x1u
bogdanm 0:9b334a45a8ff 5979 #define FB_CSMR_V_SHIFT 0
bogdanm 0:9b334a45a8ff 5980 #define FB_CSMR_WP_MASK 0x100u
bogdanm 0:9b334a45a8ff 5981 #define FB_CSMR_WP_SHIFT 8
bogdanm 0:9b334a45a8ff 5982 #define FB_CSMR_BAM_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 5983 #define FB_CSMR_BAM_SHIFT 16
bogdanm 0:9b334a45a8ff 5984 #define FB_CSMR_BAM(x) (((uint32_t)(((uint32_t)(x))<<FB_CSMR_BAM_SHIFT))&FB_CSMR_BAM_MASK)
bogdanm 0:9b334a45a8ff 5985 /* CSCR Bit Fields */
bogdanm 0:9b334a45a8ff 5986 #define FB_CSCR_BSTW_MASK 0x8u
bogdanm 0:9b334a45a8ff 5987 #define FB_CSCR_BSTW_SHIFT 3
bogdanm 0:9b334a45a8ff 5988 #define FB_CSCR_BSTR_MASK 0x10u
bogdanm 0:9b334a45a8ff 5989 #define FB_CSCR_BSTR_SHIFT 4
bogdanm 0:9b334a45a8ff 5990 #define FB_CSCR_BEM_MASK 0x20u
bogdanm 0:9b334a45a8ff 5991 #define FB_CSCR_BEM_SHIFT 5
bogdanm 0:9b334a45a8ff 5992 #define FB_CSCR_PS_MASK 0xC0u
bogdanm 0:9b334a45a8ff 5993 #define FB_CSCR_PS_SHIFT 6
bogdanm 0:9b334a45a8ff 5994 #define FB_CSCR_PS(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_PS_SHIFT))&FB_CSCR_PS_MASK)
bogdanm 0:9b334a45a8ff 5995 #define FB_CSCR_AA_MASK 0x100u
bogdanm 0:9b334a45a8ff 5996 #define FB_CSCR_AA_SHIFT 8
bogdanm 0:9b334a45a8ff 5997 #define FB_CSCR_BLS_MASK 0x200u
bogdanm 0:9b334a45a8ff 5998 #define FB_CSCR_BLS_SHIFT 9
bogdanm 0:9b334a45a8ff 5999 #define FB_CSCR_WS_MASK 0xFC00u
bogdanm 0:9b334a45a8ff 6000 #define FB_CSCR_WS_SHIFT 10
bogdanm 0:9b334a45a8ff 6001 #define FB_CSCR_WS(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_WS_SHIFT))&FB_CSCR_WS_MASK)
bogdanm 0:9b334a45a8ff 6002 #define FB_CSCR_WRAH_MASK 0x30000u
bogdanm 0:9b334a45a8ff 6003 #define FB_CSCR_WRAH_SHIFT 16
bogdanm 0:9b334a45a8ff 6004 #define FB_CSCR_WRAH(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_WRAH_SHIFT))&FB_CSCR_WRAH_MASK)
bogdanm 0:9b334a45a8ff 6005 #define FB_CSCR_RDAH_MASK 0xC0000u
bogdanm 0:9b334a45a8ff 6006 #define FB_CSCR_RDAH_SHIFT 18
bogdanm 0:9b334a45a8ff 6007 #define FB_CSCR_RDAH(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_RDAH_SHIFT))&FB_CSCR_RDAH_MASK)
bogdanm 0:9b334a45a8ff 6008 #define FB_CSCR_ASET_MASK 0x300000u
bogdanm 0:9b334a45a8ff 6009 #define FB_CSCR_ASET_SHIFT 20
bogdanm 0:9b334a45a8ff 6010 #define FB_CSCR_ASET(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_ASET_SHIFT))&FB_CSCR_ASET_MASK)
bogdanm 0:9b334a45a8ff 6011 #define FB_CSCR_EXTS_MASK 0x400000u
bogdanm 0:9b334a45a8ff 6012 #define FB_CSCR_EXTS_SHIFT 22
bogdanm 0:9b334a45a8ff 6013 #define FB_CSCR_SWSEN_MASK 0x800000u
bogdanm 0:9b334a45a8ff 6014 #define FB_CSCR_SWSEN_SHIFT 23
bogdanm 0:9b334a45a8ff 6015 #define FB_CSCR_SWS_MASK 0xFC000000u
bogdanm 0:9b334a45a8ff 6016 #define FB_CSCR_SWS_SHIFT 26
bogdanm 0:9b334a45a8ff 6017 #define FB_CSCR_SWS(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_SWS_SHIFT))&FB_CSCR_SWS_MASK)
bogdanm 0:9b334a45a8ff 6018 /* CSPMCR Bit Fields */
bogdanm 0:9b334a45a8ff 6019 #define FB_CSPMCR_GROUP5_MASK 0xF000u
bogdanm 0:9b334a45a8ff 6020 #define FB_CSPMCR_GROUP5_SHIFT 12
bogdanm 0:9b334a45a8ff 6021 #define FB_CSPMCR_GROUP5(x) (((uint32_t)(((uint32_t)(x))<<FB_CSPMCR_GROUP5_SHIFT))&FB_CSPMCR_GROUP5_MASK)
bogdanm 0:9b334a45a8ff 6022 #define FB_CSPMCR_GROUP4_MASK 0xF0000u
bogdanm 0:9b334a45a8ff 6023 #define FB_CSPMCR_GROUP4_SHIFT 16
bogdanm 0:9b334a45a8ff 6024 #define FB_CSPMCR_GROUP4(x) (((uint32_t)(((uint32_t)(x))<<FB_CSPMCR_GROUP4_SHIFT))&FB_CSPMCR_GROUP4_MASK)
bogdanm 0:9b334a45a8ff 6025 #define FB_CSPMCR_GROUP3_MASK 0xF00000u
bogdanm 0:9b334a45a8ff 6026 #define FB_CSPMCR_GROUP3_SHIFT 20
bogdanm 0:9b334a45a8ff 6027 #define FB_CSPMCR_GROUP3(x) (((uint32_t)(((uint32_t)(x))<<FB_CSPMCR_GROUP3_SHIFT))&FB_CSPMCR_GROUP3_MASK)
bogdanm 0:9b334a45a8ff 6028 #define FB_CSPMCR_GROUP2_MASK 0xF000000u
bogdanm 0:9b334a45a8ff 6029 #define FB_CSPMCR_GROUP2_SHIFT 24
bogdanm 0:9b334a45a8ff 6030 #define FB_CSPMCR_GROUP2(x) (((uint32_t)(((uint32_t)(x))<<FB_CSPMCR_GROUP2_SHIFT))&FB_CSPMCR_GROUP2_MASK)
bogdanm 0:9b334a45a8ff 6031 #define FB_CSPMCR_GROUP1_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 6032 #define FB_CSPMCR_GROUP1_SHIFT 28
bogdanm 0:9b334a45a8ff 6033 #define FB_CSPMCR_GROUP1(x) (((uint32_t)(((uint32_t)(x))<<FB_CSPMCR_GROUP1_SHIFT))&FB_CSPMCR_GROUP1_MASK)
bogdanm 0:9b334a45a8ff 6034
bogdanm 0:9b334a45a8ff 6035 /*!
bogdanm 0:9b334a45a8ff 6036 * @}
bogdanm 0:9b334a45a8ff 6037 */ /* end of group FB_Register_Masks */
bogdanm 0:9b334a45a8ff 6038
bogdanm 0:9b334a45a8ff 6039
bogdanm 0:9b334a45a8ff 6040 /* FB - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 6041 /** Peripheral FB base address */
bogdanm 0:9b334a45a8ff 6042 #define FB_BASE (0x4000C000u)
bogdanm 0:9b334a45a8ff 6043 /** Peripheral FB base pointer */
bogdanm 0:9b334a45a8ff 6044 #define FB ((FB_Type *)FB_BASE)
bogdanm 0:9b334a45a8ff 6045 #define FB_BASE_PTR (FB)
bogdanm 0:9b334a45a8ff 6046 /** Array initializer of FB peripheral base addresses */
bogdanm 0:9b334a45a8ff 6047 #define FB_BASE_ADDRS { FB_BASE }
bogdanm 0:9b334a45a8ff 6048 /** Array initializer of FB peripheral base pointers */
bogdanm 0:9b334a45a8ff 6049 #define FB_BASE_PTRS { FB }
bogdanm 0:9b334a45a8ff 6050
bogdanm 0:9b334a45a8ff 6051 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6052 -- FB - Register accessor macros
bogdanm 0:9b334a45a8ff 6053 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6054
bogdanm 0:9b334a45a8ff 6055 /*!
bogdanm 0:9b334a45a8ff 6056 * @addtogroup FB_Register_Accessor_Macros FB - Register accessor macros
bogdanm 0:9b334a45a8ff 6057 * @{
bogdanm 0:9b334a45a8ff 6058 */
bogdanm 0:9b334a45a8ff 6059
bogdanm 0:9b334a45a8ff 6060
bogdanm 0:9b334a45a8ff 6061 /* FB - Register instance definitions */
bogdanm 0:9b334a45a8ff 6062 /* FB */
bogdanm 0:9b334a45a8ff 6063 #define FB_CSAR0 FB_CSAR_REG(FB,0)
bogdanm 0:9b334a45a8ff 6064 #define FB_CSMR0 FB_CSMR_REG(FB,0)
bogdanm 0:9b334a45a8ff 6065 #define FB_CSCR0 FB_CSCR_REG(FB,0)
bogdanm 0:9b334a45a8ff 6066 #define FB_CSAR1 FB_CSAR_REG(FB,1)
bogdanm 0:9b334a45a8ff 6067 #define FB_CSMR1 FB_CSMR_REG(FB,1)
bogdanm 0:9b334a45a8ff 6068 #define FB_CSCR1 FB_CSCR_REG(FB,1)
bogdanm 0:9b334a45a8ff 6069 #define FB_CSAR2 FB_CSAR_REG(FB,2)
bogdanm 0:9b334a45a8ff 6070 #define FB_CSMR2 FB_CSMR_REG(FB,2)
bogdanm 0:9b334a45a8ff 6071 #define FB_CSCR2 FB_CSCR_REG(FB,2)
bogdanm 0:9b334a45a8ff 6072 #define FB_CSAR3 FB_CSAR_REG(FB,3)
bogdanm 0:9b334a45a8ff 6073 #define FB_CSMR3 FB_CSMR_REG(FB,3)
bogdanm 0:9b334a45a8ff 6074 #define FB_CSCR3 FB_CSCR_REG(FB,3)
bogdanm 0:9b334a45a8ff 6075 #define FB_CSAR4 FB_CSAR_REG(FB,4)
bogdanm 0:9b334a45a8ff 6076 #define FB_CSMR4 FB_CSMR_REG(FB,4)
bogdanm 0:9b334a45a8ff 6077 #define FB_CSCR4 FB_CSCR_REG(FB,4)
bogdanm 0:9b334a45a8ff 6078 #define FB_CSAR5 FB_CSAR_REG(FB,5)
bogdanm 0:9b334a45a8ff 6079 #define FB_CSMR5 FB_CSMR_REG(FB,5)
bogdanm 0:9b334a45a8ff 6080 #define FB_CSCR5 FB_CSCR_REG(FB,5)
bogdanm 0:9b334a45a8ff 6081 #define FB_CSPMCR FB_CSPMCR_REG(FB)
bogdanm 0:9b334a45a8ff 6082
bogdanm 0:9b334a45a8ff 6083 /* FB - Register array accessors */
bogdanm 0:9b334a45a8ff 6084 #define FB_CSAR(index) FB_CSAR_REG(FB,index)
bogdanm 0:9b334a45a8ff 6085 #define FB_CSMR(index) FB_CSMR_REG(FB,index)
bogdanm 0:9b334a45a8ff 6086 #define FB_CSCR(index) FB_CSCR_REG(FB,index)
bogdanm 0:9b334a45a8ff 6087
bogdanm 0:9b334a45a8ff 6088 /*!
bogdanm 0:9b334a45a8ff 6089 * @}
bogdanm 0:9b334a45a8ff 6090 */ /* end of group FB_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 6091
bogdanm 0:9b334a45a8ff 6092
bogdanm 0:9b334a45a8ff 6093 /*!
bogdanm 0:9b334a45a8ff 6094 * @}
bogdanm 0:9b334a45a8ff 6095 */ /* end of group FB_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 6096
bogdanm 0:9b334a45a8ff 6097
bogdanm 0:9b334a45a8ff 6098 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6099 -- FMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6100 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6101
bogdanm 0:9b334a45a8ff 6102 /*!
bogdanm 0:9b334a45a8ff 6103 * @addtogroup FMC_Peripheral_Access_Layer FMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6104 * @{
bogdanm 0:9b334a45a8ff 6105 */
bogdanm 0:9b334a45a8ff 6106
bogdanm 0:9b334a45a8ff 6107 /** FMC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 6108 typedef struct {
bogdanm 0:9b334a45a8ff 6109 __IO uint32_t PFAPR; /**< Flash Access Protection Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 6110 __IO uint32_t PFB0CR; /**< Flash Bank 0 Control Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 6111 __IO uint32_t PFB1CR; /**< Flash Bank 1 Control Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 6112 uint8_t RESERVED_0[244];
bogdanm 0:9b334a45a8ff 6113 __IO uint32_t TAGVDW0S[4]; /**< Cache Tag Storage, array offset: 0x100, array step: 0x4 */
bogdanm 0:9b334a45a8ff 6114 __IO uint32_t TAGVDW1S[4]; /**< Cache Tag Storage, array offset: 0x110, array step: 0x4 */
bogdanm 0:9b334a45a8ff 6115 __IO uint32_t TAGVDW2S[4]; /**< Cache Tag Storage, array offset: 0x120, array step: 0x4 */
bogdanm 0:9b334a45a8ff 6116 __IO uint32_t TAGVDW3S[4]; /**< Cache Tag Storage, array offset: 0x130, array step: 0x4 */
bogdanm 0:9b334a45a8ff 6117 uint8_t RESERVED_1[192];
bogdanm 0:9b334a45a8ff 6118 struct { /* offset: 0x200, array step: index*0x20, index2*0x8 */
bogdanm 0:9b334a45a8ff 6119 __IO uint32_t DATA_U; /**< Cache Data Storage (upper word), array offset: 0x200, array step: index*0x20, index2*0x8 */
bogdanm 0:9b334a45a8ff 6120 __IO uint32_t DATA_L; /**< Cache Data Storage (lower word), array offset: 0x204, array step: index*0x20, index2*0x8 */
bogdanm 0:9b334a45a8ff 6121 } SET[4][4];
bogdanm 0:9b334a45a8ff 6122 } FMC_Type, *FMC_MemMapPtr;
bogdanm 0:9b334a45a8ff 6123
bogdanm 0:9b334a45a8ff 6124 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6125 -- FMC - Register accessor macros
bogdanm 0:9b334a45a8ff 6126 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6127
bogdanm 0:9b334a45a8ff 6128 /*!
bogdanm 0:9b334a45a8ff 6129 * @addtogroup FMC_Register_Accessor_Macros FMC - Register accessor macros
bogdanm 0:9b334a45a8ff 6130 * @{
bogdanm 0:9b334a45a8ff 6131 */
bogdanm 0:9b334a45a8ff 6132
bogdanm 0:9b334a45a8ff 6133
bogdanm 0:9b334a45a8ff 6134 /* FMC - Register accessors */
bogdanm 0:9b334a45a8ff 6135 #define FMC_PFAPR_REG(base) ((base)->PFAPR)
bogdanm 0:9b334a45a8ff 6136 #define FMC_PFB0CR_REG(base) ((base)->PFB0CR)
bogdanm 0:9b334a45a8ff 6137 #define FMC_PFB1CR_REG(base) ((base)->PFB1CR)
bogdanm 0:9b334a45a8ff 6138 #define FMC_TAGVDW0S_REG(base,index) ((base)->TAGVDW0S[index])
bogdanm 0:9b334a45a8ff 6139 #define FMC_TAGVDW1S_REG(base,index) ((base)->TAGVDW1S[index])
bogdanm 0:9b334a45a8ff 6140 #define FMC_TAGVDW2S_REG(base,index) ((base)->TAGVDW2S[index])
bogdanm 0:9b334a45a8ff 6141 #define FMC_TAGVDW3S_REG(base,index) ((base)->TAGVDW3S[index])
bogdanm 0:9b334a45a8ff 6142 #define FMC_DATA_U_REG(base,index,index2) ((base)->SET[index][index2].DATA_U)
bogdanm 0:9b334a45a8ff 6143 #define FMC_DATA_L_REG(base,index,index2) ((base)->SET[index][index2].DATA_L)
bogdanm 0:9b334a45a8ff 6144
bogdanm 0:9b334a45a8ff 6145 /*!
bogdanm 0:9b334a45a8ff 6146 * @}
bogdanm 0:9b334a45a8ff 6147 */ /* end of group FMC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 6148
bogdanm 0:9b334a45a8ff 6149
bogdanm 0:9b334a45a8ff 6150 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6151 -- FMC Register Masks
bogdanm 0:9b334a45a8ff 6152 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6153
bogdanm 0:9b334a45a8ff 6154 /*!
bogdanm 0:9b334a45a8ff 6155 * @addtogroup FMC_Register_Masks FMC Register Masks
bogdanm 0:9b334a45a8ff 6156 * @{
bogdanm 0:9b334a45a8ff 6157 */
bogdanm 0:9b334a45a8ff 6158
bogdanm 0:9b334a45a8ff 6159 /* PFAPR Bit Fields */
bogdanm 0:9b334a45a8ff 6160 #define FMC_PFAPR_M0AP_MASK 0x3u
bogdanm 0:9b334a45a8ff 6161 #define FMC_PFAPR_M0AP_SHIFT 0
bogdanm 0:9b334a45a8ff 6162 #define FMC_PFAPR_M0AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M0AP_SHIFT))&FMC_PFAPR_M0AP_MASK)
bogdanm 0:9b334a45a8ff 6163 #define FMC_PFAPR_M1AP_MASK 0xCu
bogdanm 0:9b334a45a8ff 6164 #define FMC_PFAPR_M1AP_SHIFT 2
bogdanm 0:9b334a45a8ff 6165 #define FMC_PFAPR_M1AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M1AP_SHIFT))&FMC_PFAPR_M1AP_MASK)
bogdanm 0:9b334a45a8ff 6166 #define FMC_PFAPR_M2AP_MASK 0x30u
bogdanm 0:9b334a45a8ff 6167 #define FMC_PFAPR_M2AP_SHIFT 4
bogdanm 0:9b334a45a8ff 6168 #define FMC_PFAPR_M2AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M2AP_SHIFT))&FMC_PFAPR_M2AP_MASK)
bogdanm 0:9b334a45a8ff 6169 #define FMC_PFAPR_M3AP_MASK 0xC0u
bogdanm 0:9b334a45a8ff 6170 #define FMC_PFAPR_M3AP_SHIFT 6
bogdanm 0:9b334a45a8ff 6171 #define FMC_PFAPR_M3AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M3AP_SHIFT))&FMC_PFAPR_M3AP_MASK)
bogdanm 0:9b334a45a8ff 6172 #define FMC_PFAPR_M4AP_MASK 0x300u
bogdanm 0:9b334a45a8ff 6173 #define FMC_PFAPR_M4AP_SHIFT 8
bogdanm 0:9b334a45a8ff 6174 #define FMC_PFAPR_M4AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M4AP_SHIFT))&FMC_PFAPR_M4AP_MASK)
bogdanm 0:9b334a45a8ff 6175 #define FMC_PFAPR_M5AP_MASK 0xC00u
bogdanm 0:9b334a45a8ff 6176 #define FMC_PFAPR_M5AP_SHIFT 10
bogdanm 0:9b334a45a8ff 6177 #define FMC_PFAPR_M5AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M5AP_SHIFT))&FMC_PFAPR_M5AP_MASK)
bogdanm 0:9b334a45a8ff 6178 #define FMC_PFAPR_M6AP_MASK 0x3000u
bogdanm 0:9b334a45a8ff 6179 #define FMC_PFAPR_M6AP_SHIFT 12
bogdanm 0:9b334a45a8ff 6180 #define FMC_PFAPR_M6AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M6AP_SHIFT))&FMC_PFAPR_M6AP_MASK)
bogdanm 0:9b334a45a8ff 6181 #define FMC_PFAPR_M7AP_MASK 0xC000u
bogdanm 0:9b334a45a8ff 6182 #define FMC_PFAPR_M7AP_SHIFT 14
bogdanm 0:9b334a45a8ff 6183 #define FMC_PFAPR_M7AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M7AP_SHIFT))&FMC_PFAPR_M7AP_MASK)
bogdanm 0:9b334a45a8ff 6184 #define FMC_PFAPR_M0PFD_MASK 0x10000u
bogdanm 0:9b334a45a8ff 6185 #define FMC_PFAPR_M0PFD_SHIFT 16
bogdanm 0:9b334a45a8ff 6186 #define FMC_PFAPR_M1PFD_MASK 0x20000u
bogdanm 0:9b334a45a8ff 6187 #define FMC_PFAPR_M1PFD_SHIFT 17
bogdanm 0:9b334a45a8ff 6188 #define FMC_PFAPR_M2PFD_MASK 0x40000u
bogdanm 0:9b334a45a8ff 6189 #define FMC_PFAPR_M2PFD_SHIFT 18
bogdanm 0:9b334a45a8ff 6190 #define FMC_PFAPR_M3PFD_MASK 0x80000u
bogdanm 0:9b334a45a8ff 6191 #define FMC_PFAPR_M3PFD_SHIFT 19
bogdanm 0:9b334a45a8ff 6192 #define FMC_PFAPR_M4PFD_MASK 0x100000u
bogdanm 0:9b334a45a8ff 6193 #define FMC_PFAPR_M4PFD_SHIFT 20
bogdanm 0:9b334a45a8ff 6194 #define FMC_PFAPR_M5PFD_MASK 0x200000u
bogdanm 0:9b334a45a8ff 6195 #define FMC_PFAPR_M5PFD_SHIFT 21
bogdanm 0:9b334a45a8ff 6196 #define FMC_PFAPR_M6PFD_MASK 0x400000u
bogdanm 0:9b334a45a8ff 6197 #define FMC_PFAPR_M6PFD_SHIFT 22
bogdanm 0:9b334a45a8ff 6198 #define FMC_PFAPR_M7PFD_MASK 0x800000u
bogdanm 0:9b334a45a8ff 6199 #define FMC_PFAPR_M7PFD_SHIFT 23
bogdanm 0:9b334a45a8ff 6200 /* PFB0CR Bit Fields */
bogdanm 0:9b334a45a8ff 6201 #define FMC_PFB0CR_B0SEBE_MASK 0x1u
bogdanm 0:9b334a45a8ff 6202 #define FMC_PFB0CR_B0SEBE_SHIFT 0
bogdanm 0:9b334a45a8ff 6203 #define FMC_PFB0CR_B0IPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 6204 #define FMC_PFB0CR_B0IPE_SHIFT 1
bogdanm 0:9b334a45a8ff 6205 #define FMC_PFB0CR_B0DPE_MASK 0x4u
bogdanm 0:9b334a45a8ff 6206 #define FMC_PFB0CR_B0DPE_SHIFT 2
bogdanm 0:9b334a45a8ff 6207 #define FMC_PFB0CR_B0ICE_MASK 0x8u
bogdanm 0:9b334a45a8ff 6208 #define FMC_PFB0CR_B0ICE_SHIFT 3
bogdanm 0:9b334a45a8ff 6209 #define FMC_PFB0CR_B0DCE_MASK 0x10u
bogdanm 0:9b334a45a8ff 6210 #define FMC_PFB0CR_B0DCE_SHIFT 4
bogdanm 0:9b334a45a8ff 6211 #define FMC_PFB0CR_CRC_MASK 0xE0u
bogdanm 0:9b334a45a8ff 6212 #define FMC_PFB0CR_CRC_SHIFT 5
bogdanm 0:9b334a45a8ff 6213 #define FMC_PFB0CR_CRC(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_CRC_SHIFT))&FMC_PFB0CR_CRC_MASK)
bogdanm 0:9b334a45a8ff 6214 #define FMC_PFB0CR_B0MW_MASK 0x60000u
bogdanm 0:9b334a45a8ff 6215 #define FMC_PFB0CR_B0MW_SHIFT 17
bogdanm 0:9b334a45a8ff 6216 #define FMC_PFB0CR_B0MW(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_B0MW_SHIFT))&FMC_PFB0CR_B0MW_MASK)
bogdanm 0:9b334a45a8ff 6217 #define FMC_PFB0CR_S_B_INV_MASK 0x80000u
bogdanm 0:9b334a45a8ff 6218 #define FMC_PFB0CR_S_B_INV_SHIFT 19
bogdanm 0:9b334a45a8ff 6219 #define FMC_PFB0CR_CINV_WAY_MASK 0xF00000u
bogdanm 0:9b334a45a8ff 6220 #define FMC_PFB0CR_CINV_WAY_SHIFT 20
bogdanm 0:9b334a45a8ff 6221 #define FMC_PFB0CR_CINV_WAY(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_CINV_WAY_SHIFT))&FMC_PFB0CR_CINV_WAY_MASK)
bogdanm 0:9b334a45a8ff 6222 #define FMC_PFB0CR_CLCK_WAY_MASK 0xF000000u
bogdanm 0:9b334a45a8ff 6223 #define FMC_PFB0CR_CLCK_WAY_SHIFT 24
bogdanm 0:9b334a45a8ff 6224 #define FMC_PFB0CR_CLCK_WAY(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_CLCK_WAY_SHIFT))&FMC_PFB0CR_CLCK_WAY_MASK)
bogdanm 0:9b334a45a8ff 6225 #define FMC_PFB0CR_B0RWSC_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 6226 #define FMC_PFB0CR_B0RWSC_SHIFT 28
bogdanm 0:9b334a45a8ff 6227 #define FMC_PFB0CR_B0RWSC(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_B0RWSC_SHIFT))&FMC_PFB0CR_B0RWSC_MASK)
bogdanm 0:9b334a45a8ff 6228 /* PFB1CR Bit Fields */
bogdanm 0:9b334a45a8ff 6229 #define FMC_PFB1CR_B1SEBE_MASK 0x1u
bogdanm 0:9b334a45a8ff 6230 #define FMC_PFB1CR_B1SEBE_SHIFT 0
bogdanm 0:9b334a45a8ff 6231 #define FMC_PFB1CR_B1IPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 6232 #define FMC_PFB1CR_B1IPE_SHIFT 1
bogdanm 0:9b334a45a8ff 6233 #define FMC_PFB1CR_B1DPE_MASK 0x4u
bogdanm 0:9b334a45a8ff 6234 #define FMC_PFB1CR_B1DPE_SHIFT 2
bogdanm 0:9b334a45a8ff 6235 #define FMC_PFB1CR_B1ICE_MASK 0x8u
bogdanm 0:9b334a45a8ff 6236 #define FMC_PFB1CR_B1ICE_SHIFT 3
bogdanm 0:9b334a45a8ff 6237 #define FMC_PFB1CR_B1DCE_MASK 0x10u
bogdanm 0:9b334a45a8ff 6238 #define FMC_PFB1CR_B1DCE_SHIFT 4
bogdanm 0:9b334a45a8ff 6239 #define FMC_PFB1CR_B1MW_MASK 0x60000u
bogdanm 0:9b334a45a8ff 6240 #define FMC_PFB1CR_B1MW_SHIFT 17
bogdanm 0:9b334a45a8ff 6241 #define FMC_PFB1CR_B1MW(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB1CR_B1MW_SHIFT))&FMC_PFB1CR_B1MW_MASK)
bogdanm 0:9b334a45a8ff 6242 #define FMC_PFB1CR_B1RWSC_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 6243 #define FMC_PFB1CR_B1RWSC_SHIFT 28
bogdanm 0:9b334a45a8ff 6244 #define FMC_PFB1CR_B1RWSC(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB1CR_B1RWSC_SHIFT))&FMC_PFB1CR_B1RWSC_MASK)
bogdanm 0:9b334a45a8ff 6245 /* TAGVDW0S Bit Fields */
bogdanm 0:9b334a45a8ff 6246 #define FMC_TAGVDW0S_valid_MASK 0x1u
bogdanm 0:9b334a45a8ff 6247 #define FMC_TAGVDW0S_valid_SHIFT 0
bogdanm 0:9b334a45a8ff 6248 #define FMC_TAGVDW0S_tag_MASK 0x7FFE0u
bogdanm 0:9b334a45a8ff 6249 #define FMC_TAGVDW0S_tag_SHIFT 5
bogdanm 0:9b334a45a8ff 6250 #define FMC_TAGVDW0S_tag(x) (((uint32_t)(((uint32_t)(x))<<FMC_TAGVDW0S_tag_SHIFT))&FMC_TAGVDW0S_tag_MASK)
bogdanm 0:9b334a45a8ff 6251 /* TAGVDW1S Bit Fields */
bogdanm 0:9b334a45a8ff 6252 #define FMC_TAGVDW1S_valid_MASK 0x1u
bogdanm 0:9b334a45a8ff 6253 #define FMC_TAGVDW1S_valid_SHIFT 0
bogdanm 0:9b334a45a8ff 6254 #define FMC_TAGVDW1S_tag_MASK 0x7FFE0u
bogdanm 0:9b334a45a8ff 6255 #define FMC_TAGVDW1S_tag_SHIFT 5
bogdanm 0:9b334a45a8ff 6256 #define FMC_TAGVDW1S_tag(x) (((uint32_t)(((uint32_t)(x))<<FMC_TAGVDW1S_tag_SHIFT))&FMC_TAGVDW1S_tag_MASK)
bogdanm 0:9b334a45a8ff 6257 /* TAGVDW2S Bit Fields */
bogdanm 0:9b334a45a8ff 6258 #define FMC_TAGVDW2S_valid_MASK 0x1u
bogdanm 0:9b334a45a8ff 6259 #define FMC_TAGVDW2S_valid_SHIFT 0
bogdanm 0:9b334a45a8ff 6260 #define FMC_TAGVDW2S_tag_MASK 0x7FFE0u
bogdanm 0:9b334a45a8ff 6261 #define FMC_TAGVDW2S_tag_SHIFT 5
bogdanm 0:9b334a45a8ff 6262 #define FMC_TAGVDW2S_tag(x) (((uint32_t)(((uint32_t)(x))<<FMC_TAGVDW2S_tag_SHIFT))&FMC_TAGVDW2S_tag_MASK)
bogdanm 0:9b334a45a8ff 6263 /* TAGVDW3S Bit Fields */
bogdanm 0:9b334a45a8ff 6264 #define FMC_TAGVDW3S_valid_MASK 0x1u
bogdanm 0:9b334a45a8ff 6265 #define FMC_TAGVDW3S_valid_SHIFT 0
bogdanm 0:9b334a45a8ff 6266 #define FMC_TAGVDW3S_tag_MASK 0x7FFE0u
bogdanm 0:9b334a45a8ff 6267 #define FMC_TAGVDW3S_tag_SHIFT 5
bogdanm 0:9b334a45a8ff 6268 #define FMC_TAGVDW3S_tag(x) (((uint32_t)(((uint32_t)(x))<<FMC_TAGVDW3S_tag_SHIFT))&FMC_TAGVDW3S_tag_MASK)
bogdanm 0:9b334a45a8ff 6269 /* DATA_U Bit Fields */
bogdanm 0:9b334a45a8ff 6270 #define FMC_DATA_U_data_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 6271 #define FMC_DATA_U_data_SHIFT 0
bogdanm 0:9b334a45a8ff 6272 #define FMC_DATA_U_data(x) (((uint32_t)(((uint32_t)(x))<<FMC_DATA_U_data_SHIFT))&FMC_DATA_U_data_MASK)
bogdanm 0:9b334a45a8ff 6273 /* DATA_L Bit Fields */
bogdanm 0:9b334a45a8ff 6274 #define FMC_DATA_L_data_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 6275 #define FMC_DATA_L_data_SHIFT 0
bogdanm 0:9b334a45a8ff 6276 #define FMC_DATA_L_data(x) (((uint32_t)(((uint32_t)(x))<<FMC_DATA_L_data_SHIFT))&FMC_DATA_L_data_MASK)
bogdanm 0:9b334a45a8ff 6277
bogdanm 0:9b334a45a8ff 6278 /*!
bogdanm 0:9b334a45a8ff 6279 * @}
bogdanm 0:9b334a45a8ff 6280 */ /* end of group FMC_Register_Masks */
bogdanm 0:9b334a45a8ff 6281
bogdanm 0:9b334a45a8ff 6282
bogdanm 0:9b334a45a8ff 6283 /* FMC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 6284 /** Peripheral FMC base address */
bogdanm 0:9b334a45a8ff 6285 #define FMC_BASE (0x4001F000u)
bogdanm 0:9b334a45a8ff 6286 /** Peripheral FMC base pointer */
bogdanm 0:9b334a45a8ff 6287 #define FMC ((FMC_Type *)FMC_BASE)
bogdanm 0:9b334a45a8ff 6288 #define FMC_BASE_PTR (FMC)
bogdanm 0:9b334a45a8ff 6289 /** Array initializer of FMC peripheral base addresses */
bogdanm 0:9b334a45a8ff 6290 #define FMC_BASE_ADDRS { FMC_BASE }
bogdanm 0:9b334a45a8ff 6291 /** Array initializer of FMC peripheral base pointers */
bogdanm 0:9b334a45a8ff 6292 #define FMC_BASE_PTRS { FMC }
bogdanm 0:9b334a45a8ff 6293
bogdanm 0:9b334a45a8ff 6294 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6295 -- FMC - Register accessor macros
bogdanm 0:9b334a45a8ff 6296 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6297
bogdanm 0:9b334a45a8ff 6298 /*!
bogdanm 0:9b334a45a8ff 6299 * @addtogroup FMC_Register_Accessor_Macros FMC - Register accessor macros
bogdanm 0:9b334a45a8ff 6300 * @{
bogdanm 0:9b334a45a8ff 6301 */
bogdanm 0:9b334a45a8ff 6302
bogdanm 0:9b334a45a8ff 6303
bogdanm 0:9b334a45a8ff 6304 /* FMC - Register instance definitions */
bogdanm 0:9b334a45a8ff 6305 /* FMC */
bogdanm 0:9b334a45a8ff 6306 #define FMC_PFAPR FMC_PFAPR_REG(FMC)
bogdanm 0:9b334a45a8ff 6307 #define FMC_PFB0CR FMC_PFB0CR_REG(FMC)
bogdanm 0:9b334a45a8ff 6308 #define FMC_PFB1CR FMC_PFB1CR_REG(FMC)
bogdanm 0:9b334a45a8ff 6309 #define FMC_TAGVDW0S0 FMC_TAGVDW0S_REG(FMC,0)
bogdanm 0:9b334a45a8ff 6310 #define FMC_TAGVDW0S1 FMC_TAGVDW0S_REG(FMC,1)
bogdanm 0:9b334a45a8ff 6311 #define FMC_TAGVDW0S2 FMC_TAGVDW0S_REG(FMC,2)
bogdanm 0:9b334a45a8ff 6312 #define FMC_TAGVDW0S3 FMC_TAGVDW0S_REG(FMC,3)
bogdanm 0:9b334a45a8ff 6313 #define FMC_TAGVDW1S0 FMC_TAGVDW1S_REG(FMC,0)
bogdanm 0:9b334a45a8ff 6314 #define FMC_TAGVDW1S1 FMC_TAGVDW1S_REG(FMC,1)
bogdanm 0:9b334a45a8ff 6315 #define FMC_TAGVDW1S2 FMC_TAGVDW1S_REG(FMC,2)
bogdanm 0:9b334a45a8ff 6316 #define FMC_TAGVDW1S3 FMC_TAGVDW1S_REG(FMC,3)
bogdanm 0:9b334a45a8ff 6317 #define FMC_TAGVDW2S0 FMC_TAGVDW2S_REG(FMC,0)
bogdanm 0:9b334a45a8ff 6318 #define FMC_TAGVDW2S1 FMC_TAGVDW2S_REG(FMC,1)
bogdanm 0:9b334a45a8ff 6319 #define FMC_TAGVDW2S2 FMC_TAGVDW2S_REG(FMC,2)
bogdanm 0:9b334a45a8ff 6320 #define FMC_TAGVDW2S3 FMC_TAGVDW2S_REG(FMC,3)
bogdanm 0:9b334a45a8ff 6321 #define FMC_TAGVDW3S0 FMC_TAGVDW3S_REG(FMC,0)
bogdanm 0:9b334a45a8ff 6322 #define FMC_TAGVDW3S1 FMC_TAGVDW3S_REG(FMC,1)
bogdanm 0:9b334a45a8ff 6323 #define FMC_TAGVDW3S2 FMC_TAGVDW3S_REG(FMC,2)
bogdanm 0:9b334a45a8ff 6324 #define FMC_TAGVDW3S3 FMC_TAGVDW3S_REG(FMC,3)
bogdanm 0:9b334a45a8ff 6325 #define FMC_DATAW0S0U FMC_DATA_U_REG(FMC,0,0)
bogdanm 0:9b334a45a8ff 6326 #define FMC_DATAW0S0L FMC_DATA_L_REG(FMC,0,0)
bogdanm 0:9b334a45a8ff 6327 #define FMC_DATAW0S1U FMC_DATA_U_REG(FMC,0,1)
bogdanm 0:9b334a45a8ff 6328 #define FMC_DATAW0S1L FMC_DATA_L_REG(FMC,0,1)
bogdanm 0:9b334a45a8ff 6329 #define FMC_DATAW0S2U FMC_DATA_U_REG(FMC,0,2)
bogdanm 0:9b334a45a8ff 6330 #define FMC_DATAW0S2L FMC_DATA_L_REG(FMC,0,2)
bogdanm 0:9b334a45a8ff 6331 #define FMC_DATAW0S3U FMC_DATA_U_REG(FMC,0,3)
bogdanm 0:9b334a45a8ff 6332 #define FMC_DATAW0S3L FMC_DATA_L_REG(FMC,0,3)
bogdanm 0:9b334a45a8ff 6333 #define FMC_DATAW1S0U FMC_DATA_U_REG(FMC,1,0)
bogdanm 0:9b334a45a8ff 6334 #define FMC_DATAW1S0L FMC_DATA_L_REG(FMC,1,0)
bogdanm 0:9b334a45a8ff 6335 #define FMC_DATAW1S1U FMC_DATA_U_REG(FMC,1,1)
bogdanm 0:9b334a45a8ff 6336 #define FMC_DATAW1S1L FMC_DATA_L_REG(FMC,1,1)
bogdanm 0:9b334a45a8ff 6337 #define FMC_DATAW1S2U FMC_DATA_U_REG(FMC,1,2)
bogdanm 0:9b334a45a8ff 6338 #define FMC_DATAW1S2L FMC_DATA_L_REG(FMC,1,2)
bogdanm 0:9b334a45a8ff 6339 #define FMC_DATAW1S3U FMC_DATA_U_REG(FMC,1,3)
bogdanm 0:9b334a45a8ff 6340 #define FMC_DATAW1S3L FMC_DATA_L_REG(FMC,1,3)
bogdanm 0:9b334a45a8ff 6341 #define FMC_DATAW2S0U FMC_DATA_U_REG(FMC,2,0)
bogdanm 0:9b334a45a8ff 6342 #define FMC_DATAW2S0L FMC_DATA_L_REG(FMC,2,0)
bogdanm 0:9b334a45a8ff 6343 #define FMC_DATAW2S1U FMC_DATA_U_REG(FMC,2,1)
bogdanm 0:9b334a45a8ff 6344 #define FMC_DATAW2S1L FMC_DATA_L_REG(FMC,2,1)
bogdanm 0:9b334a45a8ff 6345 #define FMC_DATAW2S2U FMC_DATA_U_REG(FMC,2,2)
bogdanm 0:9b334a45a8ff 6346 #define FMC_DATAW2S2L FMC_DATA_L_REG(FMC,2,2)
bogdanm 0:9b334a45a8ff 6347 #define FMC_DATAW2S3U FMC_DATA_U_REG(FMC,2,3)
bogdanm 0:9b334a45a8ff 6348 #define FMC_DATAW2S3L FMC_DATA_L_REG(FMC,2,3)
bogdanm 0:9b334a45a8ff 6349 #define FMC_DATAW3S0U FMC_DATA_U_REG(FMC,3,0)
bogdanm 0:9b334a45a8ff 6350 #define FMC_DATAW3S0L FMC_DATA_L_REG(FMC,3,0)
bogdanm 0:9b334a45a8ff 6351 #define FMC_DATAW3S1U FMC_DATA_U_REG(FMC,3,1)
bogdanm 0:9b334a45a8ff 6352 #define FMC_DATAW3S1L FMC_DATA_L_REG(FMC,3,1)
bogdanm 0:9b334a45a8ff 6353 #define FMC_DATAW3S2U FMC_DATA_U_REG(FMC,3,2)
bogdanm 0:9b334a45a8ff 6354 #define FMC_DATAW3S2L FMC_DATA_L_REG(FMC,3,2)
bogdanm 0:9b334a45a8ff 6355 #define FMC_DATAW3S3U FMC_DATA_U_REG(FMC,3,3)
bogdanm 0:9b334a45a8ff 6356 #define FMC_DATAW3S3L FMC_DATA_L_REG(FMC,3,3)
bogdanm 0:9b334a45a8ff 6357
bogdanm 0:9b334a45a8ff 6358 /* FMC - Register array accessors */
bogdanm 0:9b334a45a8ff 6359 #define FMC_TAGVDW0S(index) FMC_TAGVDW0S_REG(FMC,index)
bogdanm 0:9b334a45a8ff 6360 #define FMC_TAGVDW1S(index) FMC_TAGVDW1S_REG(FMC,index)
bogdanm 0:9b334a45a8ff 6361 #define FMC_TAGVDW2S(index) FMC_TAGVDW2S_REG(FMC,index)
bogdanm 0:9b334a45a8ff 6362 #define FMC_TAGVDW3S(index) FMC_TAGVDW3S_REG(FMC,index)
bogdanm 0:9b334a45a8ff 6363 #define FMC_DATA_U(index,index2) FMC_DATA_U_REG(FMC,index,index2)
bogdanm 0:9b334a45a8ff 6364 #define FMC_DATA_L(index,index2) FMC_DATA_L_REG(FMC,index,index2)
bogdanm 0:9b334a45a8ff 6365
bogdanm 0:9b334a45a8ff 6366 /*!
bogdanm 0:9b334a45a8ff 6367 * @}
bogdanm 0:9b334a45a8ff 6368 */ /* end of group FMC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 6369
bogdanm 0:9b334a45a8ff 6370
bogdanm 0:9b334a45a8ff 6371 /*!
bogdanm 0:9b334a45a8ff 6372 * @}
bogdanm 0:9b334a45a8ff 6373 */ /* end of group FMC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 6374
bogdanm 0:9b334a45a8ff 6375
bogdanm 0:9b334a45a8ff 6376 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6377 -- FTFE Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6378 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6379
bogdanm 0:9b334a45a8ff 6380 /*!
bogdanm 0:9b334a45a8ff 6381 * @addtogroup FTFE_Peripheral_Access_Layer FTFE Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6382 * @{
bogdanm 0:9b334a45a8ff 6383 */
bogdanm 0:9b334a45a8ff 6384
bogdanm 0:9b334a45a8ff 6385 /** FTFE - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 6386 typedef struct {
bogdanm 0:9b334a45a8ff 6387 __IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 6388 __IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 6389 __I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 6390 __I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 6391 __IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
bogdanm 0:9b334a45a8ff 6392 __IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
bogdanm 0:9b334a45a8ff 6393 __IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
bogdanm 0:9b334a45a8ff 6394 __IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
bogdanm 0:9b334a45a8ff 6395 __IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
bogdanm 0:9b334a45a8ff 6396 __IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
bogdanm 0:9b334a45a8ff 6397 __IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
bogdanm 0:9b334a45a8ff 6398 __IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
bogdanm 0:9b334a45a8ff 6399 __IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
bogdanm 0:9b334a45a8ff 6400 __IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
bogdanm 0:9b334a45a8ff 6401 __IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
bogdanm 0:9b334a45a8ff 6402 __IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
bogdanm 0:9b334a45a8ff 6403 __IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
bogdanm 0:9b334a45a8ff 6404 __IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
bogdanm 0:9b334a45a8ff 6405 __IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
bogdanm 0:9b334a45a8ff 6406 __IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
bogdanm 0:9b334a45a8ff 6407 uint8_t RESERVED_0[2];
bogdanm 0:9b334a45a8ff 6408 __IO uint8_t FEPROT; /**< EEPROM Protection Register, offset: 0x16 */
bogdanm 0:9b334a45a8ff 6409 __IO uint8_t FDPROT; /**< Data Flash Protection Register, offset: 0x17 */
bogdanm 0:9b334a45a8ff 6410 } FTFE_Type, *FTFE_MemMapPtr;
bogdanm 0:9b334a45a8ff 6411
bogdanm 0:9b334a45a8ff 6412 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6413 -- FTFE - Register accessor macros
bogdanm 0:9b334a45a8ff 6414 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6415
bogdanm 0:9b334a45a8ff 6416 /*!
bogdanm 0:9b334a45a8ff 6417 * @addtogroup FTFE_Register_Accessor_Macros FTFE - Register accessor macros
bogdanm 0:9b334a45a8ff 6418 * @{
bogdanm 0:9b334a45a8ff 6419 */
bogdanm 0:9b334a45a8ff 6420
bogdanm 0:9b334a45a8ff 6421
bogdanm 0:9b334a45a8ff 6422 /* FTFE - Register accessors */
bogdanm 0:9b334a45a8ff 6423 #define FTFE_FSTAT_REG(base) ((base)->FSTAT)
bogdanm 0:9b334a45a8ff 6424 #define FTFE_FCNFG_REG(base) ((base)->FCNFG)
bogdanm 0:9b334a45a8ff 6425 #define FTFE_FSEC_REG(base) ((base)->FSEC)
bogdanm 0:9b334a45a8ff 6426 #define FTFE_FOPT_REG(base) ((base)->FOPT)
bogdanm 0:9b334a45a8ff 6427 #define FTFE_FCCOB3_REG(base) ((base)->FCCOB3)
bogdanm 0:9b334a45a8ff 6428 #define FTFE_FCCOB2_REG(base) ((base)->FCCOB2)
bogdanm 0:9b334a45a8ff 6429 #define FTFE_FCCOB1_REG(base) ((base)->FCCOB1)
bogdanm 0:9b334a45a8ff 6430 #define FTFE_FCCOB0_REG(base) ((base)->FCCOB0)
bogdanm 0:9b334a45a8ff 6431 #define FTFE_FCCOB7_REG(base) ((base)->FCCOB7)
bogdanm 0:9b334a45a8ff 6432 #define FTFE_FCCOB6_REG(base) ((base)->FCCOB6)
bogdanm 0:9b334a45a8ff 6433 #define FTFE_FCCOB5_REG(base) ((base)->FCCOB5)
bogdanm 0:9b334a45a8ff 6434 #define FTFE_FCCOB4_REG(base) ((base)->FCCOB4)
bogdanm 0:9b334a45a8ff 6435 #define FTFE_FCCOBB_REG(base) ((base)->FCCOBB)
bogdanm 0:9b334a45a8ff 6436 #define FTFE_FCCOBA_REG(base) ((base)->FCCOBA)
bogdanm 0:9b334a45a8ff 6437 #define FTFE_FCCOB9_REG(base) ((base)->FCCOB9)
bogdanm 0:9b334a45a8ff 6438 #define FTFE_FCCOB8_REG(base) ((base)->FCCOB8)
bogdanm 0:9b334a45a8ff 6439 #define FTFE_FPROT3_REG(base) ((base)->FPROT3)
bogdanm 0:9b334a45a8ff 6440 #define FTFE_FPROT2_REG(base) ((base)->FPROT2)
bogdanm 0:9b334a45a8ff 6441 #define FTFE_FPROT1_REG(base) ((base)->FPROT1)
bogdanm 0:9b334a45a8ff 6442 #define FTFE_FPROT0_REG(base) ((base)->FPROT0)
bogdanm 0:9b334a45a8ff 6443 #define FTFE_FEPROT_REG(base) ((base)->FEPROT)
bogdanm 0:9b334a45a8ff 6444 #define FTFE_FDPROT_REG(base) ((base)->FDPROT)
bogdanm 0:9b334a45a8ff 6445
bogdanm 0:9b334a45a8ff 6446 /*!
bogdanm 0:9b334a45a8ff 6447 * @}
bogdanm 0:9b334a45a8ff 6448 */ /* end of group FTFE_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 6449
bogdanm 0:9b334a45a8ff 6450
bogdanm 0:9b334a45a8ff 6451 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6452 -- FTFE Register Masks
bogdanm 0:9b334a45a8ff 6453 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6454
bogdanm 0:9b334a45a8ff 6455 /*!
bogdanm 0:9b334a45a8ff 6456 * @addtogroup FTFE_Register_Masks FTFE Register Masks
bogdanm 0:9b334a45a8ff 6457 * @{
bogdanm 0:9b334a45a8ff 6458 */
bogdanm 0:9b334a45a8ff 6459
bogdanm 0:9b334a45a8ff 6460 /* FSTAT Bit Fields */
bogdanm 0:9b334a45a8ff 6461 #define FTFE_FSTAT_MGSTAT0_MASK 0x1u
bogdanm 0:9b334a45a8ff 6462 #define FTFE_FSTAT_MGSTAT0_SHIFT 0
bogdanm 0:9b334a45a8ff 6463 #define FTFE_FSTAT_FPVIOL_MASK 0x10u
bogdanm 0:9b334a45a8ff 6464 #define FTFE_FSTAT_FPVIOL_SHIFT 4
bogdanm 0:9b334a45a8ff 6465 #define FTFE_FSTAT_ACCERR_MASK 0x20u
bogdanm 0:9b334a45a8ff 6466 #define FTFE_FSTAT_ACCERR_SHIFT 5
bogdanm 0:9b334a45a8ff 6467 #define FTFE_FSTAT_RDCOLERR_MASK 0x40u
bogdanm 0:9b334a45a8ff 6468 #define FTFE_FSTAT_RDCOLERR_SHIFT 6
bogdanm 0:9b334a45a8ff 6469 #define FTFE_FSTAT_CCIF_MASK 0x80u
bogdanm 0:9b334a45a8ff 6470 #define FTFE_FSTAT_CCIF_SHIFT 7
bogdanm 0:9b334a45a8ff 6471 /* FCNFG Bit Fields */
bogdanm 0:9b334a45a8ff 6472 #define FTFE_FCNFG_EEERDY_MASK 0x1u
bogdanm 0:9b334a45a8ff 6473 #define FTFE_FCNFG_EEERDY_SHIFT 0
bogdanm 0:9b334a45a8ff 6474 #define FTFE_FCNFG_RAMRDY_MASK 0x2u
bogdanm 0:9b334a45a8ff 6475 #define FTFE_FCNFG_RAMRDY_SHIFT 1
bogdanm 0:9b334a45a8ff 6476 #define FTFE_FCNFG_PFLSH_MASK 0x4u
bogdanm 0:9b334a45a8ff 6477 #define FTFE_FCNFG_PFLSH_SHIFT 2
bogdanm 0:9b334a45a8ff 6478 #define FTFE_FCNFG_SWAP_MASK 0x8u
bogdanm 0:9b334a45a8ff 6479 #define FTFE_FCNFG_SWAP_SHIFT 3
bogdanm 0:9b334a45a8ff 6480 #define FTFE_FCNFG_ERSSUSP_MASK 0x10u
bogdanm 0:9b334a45a8ff 6481 #define FTFE_FCNFG_ERSSUSP_SHIFT 4
bogdanm 0:9b334a45a8ff 6482 #define FTFE_FCNFG_ERSAREQ_MASK 0x20u
bogdanm 0:9b334a45a8ff 6483 #define FTFE_FCNFG_ERSAREQ_SHIFT 5
bogdanm 0:9b334a45a8ff 6484 #define FTFE_FCNFG_RDCOLLIE_MASK 0x40u
bogdanm 0:9b334a45a8ff 6485 #define FTFE_FCNFG_RDCOLLIE_SHIFT 6
bogdanm 0:9b334a45a8ff 6486 #define FTFE_FCNFG_CCIE_MASK 0x80u
bogdanm 0:9b334a45a8ff 6487 #define FTFE_FCNFG_CCIE_SHIFT 7
bogdanm 0:9b334a45a8ff 6488 /* FSEC Bit Fields */
bogdanm 0:9b334a45a8ff 6489 #define FTFE_FSEC_SEC_MASK 0x3u
bogdanm 0:9b334a45a8ff 6490 #define FTFE_FSEC_SEC_SHIFT 0
bogdanm 0:9b334a45a8ff 6491 #define FTFE_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FSEC_SEC_SHIFT))&FTFE_FSEC_SEC_MASK)
bogdanm 0:9b334a45a8ff 6492 #define FTFE_FSEC_FSLACC_MASK 0xCu
bogdanm 0:9b334a45a8ff 6493 #define FTFE_FSEC_FSLACC_SHIFT 2
bogdanm 0:9b334a45a8ff 6494 #define FTFE_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FSEC_FSLACC_SHIFT))&FTFE_FSEC_FSLACC_MASK)
bogdanm 0:9b334a45a8ff 6495 #define FTFE_FSEC_MEEN_MASK 0x30u
bogdanm 0:9b334a45a8ff 6496 #define FTFE_FSEC_MEEN_SHIFT 4
bogdanm 0:9b334a45a8ff 6497 #define FTFE_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FSEC_MEEN_SHIFT))&FTFE_FSEC_MEEN_MASK)
bogdanm 0:9b334a45a8ff 6498 #define FTFE_FSEC_KEYEN_MASK 0xC0u
bogdanm 0:9b334a45a8ff 6499 #define FTFE_FSEC_KEYEN_SHIFT 6
bogdanm 0:9b334a45a8ff 6500 #define FTFE_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FSEC_KEYEN_SHIFT))&FTFE_FSEC_KEYEN_MASK)
bogdanm 0:9b334a45a8ff 6501 /* FOPT Bit Fields */
bogdanm 0:9b334a45a8ff 6502 #define FTFE_FOPT_OPT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6503 #define FTFE_FOPT_OPT_SHIFT 0
bogdanm 0:9b334a45a8ff 6504 #define FTFE_FOPT_OPT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FOPT_OPT_SHIFT))&FTFE_FOPT_OPT_MASK)
bogdanm 0:9b334a45a8ff 6505 /* FCCOB3 Bit Fields */
bogdanm 0:9b334a45a8ff 6506 #define FTFE_FCCOB3_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6507 #define FTFE_FCCOB3_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6508 #define FTFE_FCCOB3_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB3_CCOBn_SHIFT))&FTFE_FCCOB3_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6509 /* FCCOB2 Bit Fields */
bogdanm 0:9b334a45a8ff 6510 #define FTFE_FCCOB2_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6511 #define FTFE_FCCOB2_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6512 #define FTFE_FCCOB2_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB2_CCOBn_SHIFT))&FTFE_FCCOB2_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6513 /* FCCOB1 Bit Fields */
bogdanm 0:9b334a45a8ff 6514 #define FTFE_FCCOB1_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6515 #define FTFE_FCCOB1_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6516 #define FTFE_FCCOB1_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB1_CCOBn_SHIFT))&FTFE_FCCOB1_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6517 /* FCCOB0 Bit Fields */
bogdanm 0:9b334a45a8ff 6518 #define FTFE_FCCOB0_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6519 #define FTFE_FCCOB0_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6520 #define FTFE_FCCOB0_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB0_CCOBn_SHIFT))&FTFE_FCCOB0_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6521 /* FCCOB7 Bit Fields */
bogdanm 0:9b334a45a8ff 6522 #define FTFE_FCCOB7_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6523 #define FTFE_FCCOB7_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6524 #define FTFE_FCCOB7_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB7_CCOBn_SHIFT))&FTFE_FCCOB7_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6525 /* FCCOB6 Bit Fields */
bogdanm 0:9b334a45a8ff 6526 #define FTFE_FCCOB6_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6527 #define FTFE_FCCOB6_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6528 #define FTFE_FCCOB6_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB6_CCOBn_SHIFT))&FTFE_FCCOB6_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6529 /* FCCOB5 Bit Fields */
bogdanm 0:9b334a45a8ff 6530 #define FTFE_FCCOB5_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6531 #define FTFE_FCCOB5_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6532 #define FTFE_FCCOB5_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB5_CCOBn_SHIFT))&FTFE_FCCOB5_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6533 /* FCCOB4 Bit Fields */
bogdanm 0:9b334a45a8ff 6534 #define FTFE_FCCOB4_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6535 #define FTFE_FCCOB4_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6536 #define FTFE_FCCOB4_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB4_CCOBn_SHIFT))&FTFE_FCCOB4_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6537 /* FCCOBB Bit Fields */
bogdanm 0:9b334a45a8ff 6538 #define FTFE_FCCOBB_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6539 #define FTFE_FCCOBB_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6540 #define FTFE_FCCOBB_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOBB_CCOBn_SHIFT))&FTFE_FCCOBB_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6541 /* FCCOBA Bit Fields */
bogdanm 0:9b334a45a8ff 6542 #define FTFE_FCCOBA_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6543 #define FTFE_FCCOBA_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6544 #define FTFE_FCCOBA_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOBA_CCOBn_SHIFT))&FTFE_FCCOBA_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6545 /* FCCOB9 Bit Fields */
bogdanm 0:9b334a45a8ff 6546 #define FTFE_FCCOB9_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6547 #define FTFE_FCCOB9_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6548 #define FTFE_FCCOB9_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB9_CCOBn_SHIFT))&FTFE_FCCOB9_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6549 /* FCCOB8 Bit Fields */
bogdanm 0:9b334a45a8ff 6550 #define FTFE_FCCOB8_CCOBn_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6551 #define FTFE_FCCOB8_CCOBn_SHIFT 0
bogdanm 0:9b334a45a8ff 6552 #define FTFE_FCCOB8_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB8_CCOBn_SHIFT))&FTFE_FCCOB8_CCOBn_MASK)
bogdanm 0:9b334a45a8ff 6553 /* FPROT3 Bit Fields */
bogdanm 0:9b334a45a8ff 6554 #define FTFE_FPROT3_PROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6555 #define FTFE_FPROT3_PROT_SHIFT 0
bogdanm 0:9b334a45a8ff 6556 #define FTFE_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FPROT3_PROT_SHIFT))&FTFE_FPROT3_PROT_MASK)
bogdanm 0:9b334a45a8ff 6557 /* FPROT2 Bit Fields */
bogdanm 0:9b334a45a8ff 6558 #define FTFE_FPROT2_PROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6559 #define FTFE_FPROT2_PROT_SHIFT 0
bogdanm 0:9b334a45a8ff 6560 #define FTFE_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FPROT2_PROT_SHIFT))&FTFE_FPROT2_PROT_MASK)
bogdanm 0:9b334a45a8ff 6561 /* FPROT1 Bit Fields */
bogdanm 0:9b334a45a8ff 6562 #define FTFE_FPROT1_PROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6563 #define FTFE_FPROT1_PROT_SHIFT 0
bogdanm 0:9b334a45a8ff 6564 #define FTFE_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FPROT1_PROT_SHIFT))&FTFE_FPROT1_PROT_MASK)
bogdanm 0:9b334a45a8ff 6565 /* FPROT0 Bit Fields */
bogdanm 0:9b334a45a8ff 6566 #define FTFE_FPROT0_PROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6567 #define FTFE_FPROT0_PROT_SHIFT 0
bogdanm 0:9b334a45a8ff 6568 #define FTFE_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FPROT0_PROT_SHIFT))&FTFE_FPROT0_PROT_MASK)
bogdanm 0:9b334a45a8ff 6569 /* FEPROT Bit Fields */
bogdanm 0:9b334a45a8ff 6570 #define FTFE_FEPROT_EPROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6571 #define FTFE_FEPROT_EPROT_SHIFT 0
bogdanm 0:9b334a45a8ff 6572 #define FTFE_FEPROT_EPROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FEPROT_EPROT_SHIFT))&FTFE_FEPROT_EPROT_MASK)
bogdanm 0:9b334a45a8ff 6573 /* FDPROT Bit Fields */
bogdanm 0:9b334a45a8ff 6574 #define FTFE_FDPROT_DPROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 6575 #define FTFE_FDPROT_DPROT_SHIFT 0
bogdanm 0:9b334a45a8ff 6576 #define FTFE_FDPROT_DPROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FDPROT_DPROT_SHIFT))&FTFE_FDPROT_DPROT_MASK)
bogdanm 0:9b334a45a8ff 6577
bogdanm 0:9b334a45a8ff 6578 /*!
bogdanm 0:9b334a45a8ff 6579 * @}
bogdanm 0:9b334a45a8ff 6580 */ /* end of group FTFE_Register_Masks */
bogdanm 0:9b334a45a8ff 6581
bogdanm 0:9b334a45a8ff 6582
bogdanm 0:9b334a45a8ff 6583 /* FTFE - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 6584 /** Peripheral FTFE base address */
bogdanm 0:9b334a45a8ff 6585 #define FTFE_BASE (0x40020000u)
bogdanm 0:9b334a45a8ff 6586 /** Peripheral FTFE base pointer */
bogdanm 0:9b334a45a8ff 6587 #define FTFE ((FTFE_Type *)FTFE_BASE)
bogdanm 0:9b334a45a8ff 6588 #define FTFE_BASE_PTR (FTFE)
bogdanm 0:9b334a45a8ff 6589 /** Array initializer of FTFE peripheral base addresses */
bogdanm 0:9b334a45a8ff 6590 #define FTFE_BASE_ADDRS { FTFE_BASE }
bogdanm 0:9b334a45a8ff 6591 /** Array initializer of FTFE peripheral base pointers */
bogdanm 0:9b334a45a8ff 6592 #define FTFE_BASE_PTRS { FTFE }
bogdanm 0:9b334a45a8ff 6593 /** Interrupt vectors for the FTFE peripheral type */
bogdanm 0:9b334a45a8ff 6594 #define FTFE_COMMAND_COMPLETE_IRQS { FTFE_IRQn }
bogdanm 0:9b334a45a8ff 6595 #define FTFE_READ_COLLISION_IRQS { Read_Collision_IRQn }
bogdanm 0:9b334a45a8ff 6596
bogdanm 0:9b334a45a8ff 6597 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6598 -- FTFE - Register accessor macros
bogdanm 0:9b334a45a8ff 6599 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6600
bogdanm 0:9b334a45a8ff 6601 /*!
bogdanm 0:9b334a45a8ff 6602 * @addtogroup FTFE_Register_Accessor_Macros FTFE - Register accessor macros
bogdanm 0:9b334a45a8ff 6603 * @{
bogdanm 0:9b334a45a8ff 6604 */
bogdanm 0:9b334a45a8ff 6605
bogdanm 0:9b334a45a8ff 6606
bogdanm 0:9b334a45a8ff 6607 /* FTFE - Register instance definitions */
bogdanm 0:9b334a45a8ff 6608 /* FTFE */
bogdanm 0:9b334a45a8ff 6609 #define FTFE_FSTAT FTFE_FSTAT_REG(FTFE)
bogdanm 0:9b334a45a8ff 6610 #define FTFE_FCNFG FTFE_FCNFG_REG(FTFE)
bogdanm 0:9b334a45a8ff 6611 #define FTFE_FSEC FTFE_FSEC_REG(FTFE)
bogdanm 0:9b334a45a8ff 6612 #define FTFE_FOPT FTFE_FOPT_REG(FTFE)
bogdanm 0:9b334a45a8ff 6613 #define FTFE_FCCOB3 FTFE_FCCOB3_REG(FTFE)
bogdanm 0:9b334a45a8ff 6614 #define FTFE_FCCOB2 FTFE_FCCOB2_REG(FTFE)
bogdanm 0:9b334a45a8ff 6615 #define FTFE_FCCOB1 FTFE_FCCOB1_REG(FTFE)
bogdanm 0:9b334a45a8ff 6616 #define FTFE_FCCOB0 FTFE_FCCOB0_REG(FTFE)
bogdanm 0:9b334a45a8ff 6617 #define FTFE_FCCOB7 FTFE_FCCOB7_REG(FTFE)
bogdanm 0:9b334a45a8ff 6618 #define FTFE_FCCOB6 FTFE_FCCOB6_REG(FTFE)
bogdanm 0:9b334a45a8ff 6619 #define FTFE_FCCOB5 FTFE_FCCOB5_REG(FTFE)
bogdanm 0:9b334a45a8ff 6620 #define FTFE_FCCOB4 FTFE_FCCOB4_REG(FTFE)
bogdanm 0:9b334a45a8ff 6621 #define FTFE_FCCOBB FTFE_FCCOBB_REG(FTFE)
bogdanm 0:9b334a45a8ff 6622 #define FTFE_FCCOBA FTFE_FCCOBA_REG(FTFE)
bogdanm 0:9b334a45a8ff 6623 #define FTFE_FCCOB9 FTFE_FCCOB9_REG(FTFE)
bogdanm 0:9b334a45a8ff 6624 #define FTFE_FCCOB8 FTFE_FCCOB8_REG(FTFE)
bogdanm 0:9b334a45a8ff 6625 #define FTFE_FPROT3 FTFE_FPROT3_REG(FTFE)
bogdanm 0:9b334a45a8ff 6626 #define FTFE_FPROT2 FTFE_FPROT2_REG(FTFE)
bogdanm 0:9b334a45a8ff 6627 #define FTFE_FPROT1 FTFE_FPROT1_REG(FTFE)
bogdanm 0:9b334a45a8ff 6628 #define FTFE_FPROT0 FTFE_FPROT0_REG(FTFE)
bogdanm 0:9b334a45a8ff 6629 #define FTFE_FEPROT FTFE_FEPROT_REG(FTFE)
bogdanm 0:9b334a45a8ff 6630 #define FTFE_FDPROT FTFE_FDPROT_REG(FTFE)
bogdanm 0:9b334a45a8ff 6631
bogdanm 0:9b334a45a8ff 6632 /*!
bogdanm 0:9b334a45a8ff 6633 * @}
bogdanm 0:9b334a45a8ff 6634 */ /* end of group FTFE_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 6635
bogdanm 0:9b334a45a8ff 6636
bogdanm 0:9b334a45a8ff 6637 /*!
bogdanm 0:9b334a45a8ff 6638 * @}
bogdanm 0:9b334a45a8ff 6639 */ /* end of group FTFE_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 6640
bogdanm 0:9b334a45a8ff 6641
bogdanm 0:9b334a45a8ff 6642 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6643 -- FTM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6644 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6645
bogdanm 0:9b334a45a8ff 6646 /*!
bogdanm 0:9b334a45a8ff 6647 * @addtogroup FTM_Peripheral_Access_Layer FTM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6648 * @{
bogdanm 0:9b334a45a8ff 6649 */
bogdanm 0:9b334a45a8ff 6650
bogdanm 0:9b334a45a8ff 6651 /** FTM - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 6652 typedef struct {
bogdanm 0:9b334a45a8ff 6653 __IO uint32_t SC; /**< Status And Control, offset: 0x0 */
bogdanm 0:9b334a45a8ff 6654 __IO uint32_t CNT; /**< Counter, offset: 0x4 */
bogdanm 0:9b334a45a8ff 6655 __IO uint32_t MOD; /**< Modulo, offset: 0x8 */
bogdanm 0:9b334a45a8ff 6656 struct { /* offset: 0xC, array step: 0x8 */
bogdanm 0:9b334a45a8ff 6657 __IO uint32_t CnSC; /**< Channel (n) Status And Control, array offset: 0xC, array step: 0x8 */
bogdanm 0:9b334a45a8ff 6658 __IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
bogdanm 0:9b334a45a8ff 6659 } CONTROLS[8];
bogdanm 0:9b334a45a8ff 6660 __IO uint32_t CNTIN; /**< Counter Initial Value, offset: 0x4C */
bogdanm 0:9b334a45a8ff 6661 __IO uint32_t STATUS; /**< Capture And Compare Status, offset: 0x50 */
bogdanm 0:9b334a45a8ff 6662 __IO uint32_t MODE; /**< Features Mode Selection, offset: 0x54 */
bogdanm 0:9b334a45a8ff 6663 __IO uint32_t SYNC; /**< Synchronization, offset: 0x58 */
bogdanm 0:9b334a45a8ff 6664 __IO uint32_t OUTINIT; /**< Initial State For Channels Output, offset: 0x5C */
bogdanm 0:9b334a45a8ff 6665 __IO uint32_t OUTMASK; /**< Output Mask, offset: 0x60 */
bogdanm 0:9b334a45a8ff 6666 __IO uint32_t COMBINE; /**< Function For Linked Channels, offset: 0x64 */
bogdanm 0:9b334a45a8ff 6667 __IO uint32_t DEADTIME; /**< Deadtime Insertion Control, offset: 0x68 */
bogdanm 0:9b334a45a8ff 6668 __IO uint32_t EXTTRIG; /**< FTM External Trigger, offset: 0x6C */
bogdanm 0:9b334a45a8ff 6669 __IO uint32_t POL; /**< Channels Polarity, offset: 0x70 */
bogdanm 0:9b334a45a8ff 6670 __IO uint32_t FMS; /**< Fault Mode Status, offset: 0x74 */
bogdanm 0:9b334a45a8ff 6671 __IO uint32_t FILTER; /**< Input Capture Filter Control, offset: 0x78 */
bogdanm 0:9b334a45a8ff 6672 __IO uint32_t FLTCTRL; /**< Fault Control, offset: 0x7C */
bogdanm 0:9b334a45a8ff 6673 __IO uint32_t QDCTRL; /**< Quadrature Decoder Control And Status, offset: 0x80 */
bogdanm 0:9b334a45a8ff 6674 __IO uint32_t CONF; /**< Configuration, offset: 0x84 */
bogdanm 0:9b334a45a8ff 6675 __IO uint32_t FLTPOL; /**< FTM Fault Input Polarity, offset: 0x88 */
bogdanm 0:9b334a45a8ff 6676 __IO uint32_t SYNCONF; /**< Synchronization Configuration, offset: 0x8C */
bogdanm 0:9b334a45a8ff 6677 __IO uint32_t INVCTRL; /**< FTM Inverting Control, offset: 0x90 */
bogdanm 0:9b334a45a8ff 6678 __IO uint32_t SWOCTRL; /**< FTM Software Output Control, offset: 0x94 */
bogdanm 0:9b334a45a8ff 6679 __IO uint32_t PWMLOAD; /**< FTM PWM Load, offset: 0x98 */
bogdanm 0:9b334a45a8ff 6680 } FTM_Type, *FTM_MemMapPtr;
bogdanm 0:9b334a45a8ff 6681
bogdanm 0:9b334a45a8ff 6682 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6683 -- FTM - Register accessor macros
bogdanm 0:9b334a45a8ff 6684 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6685
bogdanm 0:9b334a45a8ff 6686 /*!
bogdanm 0:9b334a45a8ff 6687 * @addtogroup FTM_Register_Accessor_Macros FTM - Register accessor macros
bogdanm 0:9b334a45a8ff 6688 * @{
bogdanm 0:9b334a45a8ff 6689 */
bogdanm 0:9b334a45a8ff 6690
bogdanm 0:9b334a45a8ff 6691
bogdanm 0:9b334a45a8ff 6692 /* FTM - Register accessors */
bogdanm 0:9b334a45a8ff 6693 #define FTM_SC_REG(base) ((base)->SC)
bogdanm 0:9b334a45a8ff 6694 #define FTM_CNT_REG(base) ((base)->CNT)
bogdanm 0:9b334a45a8ff 6695 #define FTM_MOD_REG(base) ((base)->MOD)
bogdanm 0:9b334a45a8ff 6696 #define FTM_CnSC_REG(base,index) ((base)->CONTROLS[index].CnSC)
bogdanm 0:9b334a45a8ff 6697 #define FTM_CnV_REG(base,index) ((base)->CONTROLS[index].CnV)
bogdanm 0:9b334a45a8ff 6698 #define FTM_CNTIN_REG(base) ((base)->CNTIN)
bogdanm 0:9b334a45a8ff 6699 #define FTM_STATUS_REG(base) ((base)->STATUS)
bogdanm 0:9b334a45a8ff 6700 #define FTM_MODE_REG(base) ((base)->MODE)
bogdanm 0:9b334a45a8ff 6701 #define FTM_SYNC_REG(base) ((base)->SYNC)
bogdanm 0:9b334a45a8ff 6702 #define FTM_OUTINIT_REG(base) ((base)->OUTINIT)
bogdanm 0:9b334a45a8ff 6703 #define FTM_OUTMASK_REG(base) ((base)->OUTMASK)
bogdanm 0:9b334a45a8ff 6704 #define FTM_COMBINE_REG(base) ((base)->COMBINE)
bogdanm 0:9b334a45a8ff 6705 #define FTM_DEADTIME_REG(base) ((base)->DEADTIME)
bogdanm 0:9b334a45a8ff 6706 #define FTM_EXTTRIG_REG(base) ((base)->EXTTRIG)
bogdanm 0:9b334a45a8ff 6707 #define FTM_POL_REG(base) ((base)->POL)
bogdanm 0:9b334a45a8ff 6708 #define FTM_FMS_REG(base) ((base)->FMS)
bogdanm 0:9b334a45a8ff 6709 #define FTM_FILTER_REG(base) ((base)->FILTER)
bogdanm 0:9b334a45a8ff 6710 #define FTM_FLTCTRL_REG(base) ((base)->FLTCTRL)
bogdanm 0:9b334a45a8ff 6711 #define FTM_QDCTRL_REG(base) ((base)->QDCTRL)
bogdanm 0:9b334a45a8ff 6712 #define FTM_CONF_REG(base) ((base)->CONF)
bogdanm 0:9b334a45a8ff 6713 #define FTM_FLTPOL_REG(base) ((base)->FLTPOL)
bogdanm 0:9b334a45a8ff 6714 #define FTM_SYNCONF_REG(base) ((base)->SYNCONF)
bogdanm 0:9b334a45a8ff 6715 #define FTM_INVCTRL_REG(base) ((base)->INVCTRL)
bogdanm 0:9b334a45a8ff 6716 #define FTM_SWOCTRL_REG(base) ((base)->SWOCTRL)
bogdanm 0:9b334a45a8ff 6717 #define FTM_PWMLOAD_REG(base) ((base)->PWMLOAD)
bogdanm 0:9b334a45a8ff 6718
bogdanm 0:9b334a45a8ff 6719 /*!
bogdanm 0:9b334a45a8ff 6720 * @}
bogdanm 0:9b334a45a8ff 6721 */ /* end of group FTM_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 6722
bogdanm 0:9b334a45a8ff 6723
bogdanm 0:9b334a45a8ff 6724 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6725 -- FTM Register Masks
bogdanm 0:9b334a45a8ff 6726 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6727
bogdanm 0:9b334a45a8ff 6728 /*!
bogdanm 0:9b334a45a8ff 6729 * @addtogroup FTM_Register_Masks FTM Register Masks
bogdanm 0:9b334a45a8ff 6730 * @{
bogdanm 0:9b334a45a8ff 6731 */
bogdanm 0:9b334a45a8ff 6732
bogdanm 0:9b334a45a8ff 6733 /* SC Bit Fields */
bogdanm 0:9b334a45a8ff 6734 #define FTM_SC_PS_MASK 0x7u
bogdanm 0:9b334a45a8ff 6735 #define FTM_SC_PS_SHIFT 0
bogdanm 0:9b334a45a8ff 6736 #define FTM_SC_PS(x) (((uint32_t)(((uint32_t)(x))<<FTM_SC_PS_SHIFT))&FTM_SC_PS_MASK)
bogdanm 0:9b334a45a8ff 6737 #define FTM_SC_CLKS_MASK 0x18u
bogdanm 0:9b334a45a8ff 6738 #define FTM_SC_CLKS_SHIFT 3
bogdanm 0:9b334a45a8ff 6739 #define FTM_SC_CLKS(x) (((uint32_t)(((uint32_t)(x))<<FTM_SC_CLKS_SHIFT))&FTM_SC_CLKS_MASK)
bogdanm 0:9b334a45a8ff 6740 #define FTM_SC_CPWMS_MASK 0x20u
bogdanm 0:9b334a45a8ff 6741 #define FTM_SC_CPWMS_SHIFT 5
bogdanm 0:9b334a45a8ff 6742 #define FTM_SC_TOIE_MASK 0x40u
bogdanm 0:9b334a45a8ff 6743 #define FTM_SC_TOIE_SHIFT 6
bogdanm 0:9b334a45a8ff 6744 #define FTM_SC_TOF_MASK 0x80u
bogdanm 0:9b334a45a8ff 6745 #define FTM_SC_TOF_SHIFT 7
bogdanm 0:9b334a45a8ff 6746 /* CNT Bit Fields */
bogdanm 0:9b334a45a8ff 6747 #define FTM_CNT_COUNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 6748 #define FTM_CNT_COUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 6749 #define FTM_CNT_COUNT(x) (((uint32_t)(((uint32_t)(x))<<FTM_CNT_COUNT_SHIFT))&FTM_CNT_COUNT_MASK)
bogdanm 0:9b334a45a8ff 6750 /* MOD Bit Fields */
bogdanm 0:9b334a45a8ff 6751 #define FTM_MOD_MOD_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 6752 #define FTM_MOD_MOD_SHIFT 0
bogdanm 0:9b334a45a8ff 6753 #define FTM_MOD_MOD(x) (((uint32_t)(((uint32_t)(x))<<FTM_MOD_MOD_SHIFT))&FTM_MOD_MOD_MASK)
bogdanm 0:9b334a45a8ff 6754 /* CnSC Bit Fields */
bogdanm 0:9b334a45a8ff 6755 #define FTM_CnSC_DMA_MASK 0x1u
bogdanm 0:9b334a45a8ff 6756 #define FTM_CnSC_DMA_SHIFT 0
bogdanm 0:9b334a45a8ff 6757 #define FTM_CnSC_ELSA_MASK 0x4u
bogdanm 0:9b334a45a8ff 6758 #define FTM_CnSC_ELSA_SHIFT 2
bogdanm 0:9b334a45a8ff 6759 #define FTM_CnSC_ELSB_MASK 0x8u
bogdanm 0:9b334a45a8ff 6760 #define FTM_CnSC_ELSB_SHIFT 3
bogdanm 0:9b334a45a8ff 6761 #define FTM_CnSC_MSA_MASK 0x10u
bogdanm 0:9b334a45a8ff 6762 #define FTM_CnSC_MSA_SHIFT 4
bogdanm 0:9b334a45a8ff 6763 #define FTM_CnSC_MSB_MASK 0x20u
bogdanm 0:9b334a45a8ff 6764 #define FTM_CnSC_MSB_SHIFT 5
bogdanm 0:9b334a45a8ff 6765 #define FTM_CnSC_CHIE_MASK 0x40u
bogdanm 0:9b334a45a8ff 6766 #define FTM_CnSC_CHIE_SHIFT 6
bogdanm 0:9b334a45a8ff 6767 #define FTM_CnSC_CHF_MASK 0x80u
bogdanm 0:9b334a45a8ff 6768 #define FTM_CnSC_CHF_SHIFT 7
bogdanm 0:9b334a45a8ff 6769 /* CnV Bit Fields */
bogdanm 0:9b334a45a8ff 6770 #define FTM_CnV_VAL_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 6771 #define FTM_CnV_VAL_SHIFT 0
bogdanm 0:9b334a45a8ff 6772 #define FTM_CnV_VAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_CnV_VAL_SHIFT))&FTM_CnV_VAL_MASK)
bogdanm 0:9b334a45a8ff 6773 /* CNTIN Bit Fields */
bogdanm 0:9b334a45a8ff 6774 #define FTM_CNTIN_INIT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 6775 #define FTM_CNTIN_INIT_SHIFT 0
bogdanm 0:9b334a45a8ff 6776 #define FTM_CNTIN_INIT(x) (((uint32_t)(((uint32_t)(x))<<FTM_CNTIN_INIT_SHIFT))&FTM_CNTIN_INIT_MASK)
bogdanm 0:9b334a45a8ff 6777 /* STATUS Bit Fields */
bogdanm 0:9b334a45a8ff 6778 #define FTM_STATUS_CH0F_MASK 0x1u
bogdanm 0:9b334a45a8ff 6779 #define FTM_STATUS_CH0F_SHIFT 0
bogdanm 0:9b334a45a8ff 6780 #define FTM_STATUS_CH1F_MASK 0x2u
bogdanm 0:9b334a45a8ff 6781 #define FTM_STATUS_CH1F_SHIFT 1
bogdanm 0:9b334a45a8ff 6782 #define FTM_STATUS_CH2F_MASK 0x4u
bogdanm 0:9b334a45a8ff 6783 #define FTM_STATUS_CH2F_SHIFT 2
bogdanm 0:9b334a45a8ff 6784 #define FTM_STATUS_CH3F_MASK 0x8u
bogdanm 0:9b334a45a8ff 6785 #define FTM_STATUS_CH3F_SHIFT 3
bogdanm 0:9b334a45a8ff 6786 #define FTM_STATUS_CH4F_MASK 0x10u
bogdanm 0:9b334a45a8ff 6787 #define FTM_STATUS_CH4F_SHIFT 4
bogdanm 0:9b334a45a8ff 6788 #define FTM_STATUS_CH5F_MASK 0x20u
bogdanm 0:9b334a45a8ff 6789 #define FTM_STATUS_CH5F_SHIFT 5
bogdanm 0:9b334a45a8ff 6790 #define FTM_STATUS_CH6F_MASK 0x40u
bogdanm 0:9b334a45a8ff 6791 #define FTM_STATUS_CH6F_SHIFT 6
bogdanm 0:9b334a45a8ff 6792 #define FTM_STATUS_CH7F_MASK 0x80u
bogdanm 0:9b334a45a8ff 6793 #define FTM_STATUS_CH7F_SHIFT 7
bogdanm 0:9b334a45a8ff 6794 /* MODE Bit Fields */
bogdanm 0:9b334a45a8ff 6795 #define FTM_MODE_FTMEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 6796 #define FTM_MODE_FTMEN_SHIFT 0
bogdanm 0:9b334a45a8ff 6797 #define FTM_MODE_INIT_MASK 0x2u
bogdanm 0:9b334a45a8ff 6798 #define FTM_MODE_INIT_SHIFT 1
bogdanm 0:9b334a45a8ff 6799 #define FTM_MODE_WPDIS_MASK 0x4u
bogdanm 0:9b334a45a8ff 6800 #define FTM_MODE_WPDIS_SHIFT 2
bogdanm 0:9b334a45a8ff 6801 #define FTM_MODE_PWMSYNC_MASK 0x8u
bogdanm 0:9b334a45a8ff 6802 #define FTM_MODE_PWMSYNC_SHIFT 3
bogdanm 0:9b334a45a8ff 6803 #define FTM_MODE_CAPTEST_MASK 0x10u
bogdanm 0:9b334a45a8ff 6804 #define FTM_MODE_CAPTEST_SHIFT 4
bogdanm 0:9b334a45a8ff 6805 #define FTM_MODE_FAULTM_MASK 0x60u
bogdanm 0:9b334a45a8ff 6806 #define FTM_MODE_FAULTM_SHIFT 5
bogdanm 0:9b334a45a8ff 6807 #define FTM_MODE_FAULTM(x) (((uint32_t)(((uint32_t)(x))<<FTM_MODE_FAULTM_SHIFT))&FTM_MODE_FAULTM_MASK)
bogdanm 0:9b334a45a8ff 6808 #define FTM_MODE_FAULTIE_MASK 0x80u
bogdanm 0:9b334a45a8ff 6809 #define FTM_MODE_FAULTIE_SHIFT 7
bogdanm 0:9b334a45a8ff 6810 /* SYNC Bit Fields */
bogdanm 0:9b334a45a8ff 6811 #define FTM_SYNC_CNTMIN_MASK 0x1u
bogdanm 0:9b334a45a8ff 6812 #define FTM_SYNC_CNTMIN_SHIFT 0
bogdanm 0:9b334a45a8ff 6813 #define FTM_SYNC_CNTMAX_MASK 0x2u
bogdanm 0:9b334a45a8ff 6814 #define FTM_SYNC_CNTMAX_SHIFT 1
bogdanm 0:9b334a45a8ff 6815 #define FTM_SYNC_REINIT_MASK 0x4u
bogdanm 0:9b334a45a8ff 6816 #define FTM_SYNC_REINIT_SHIFT 2
bogdanm 0:9b334a45a8ff 6817 #define FTM_SYNC_SYNCHOM_MASK 0x8u
bogdanm 0:9b334a45a8ff 6818 #define FTM_SYNC_SYNCHOM_SHIFT 3
bogdanm 0:9b334a45a8ff 6819 #define FTM_SYNC_TRIG0_MASK 0x10u
bogdanm 0:9b334a45a8ff 6820 #define FTM_SYNC_TRIG0_SHIFT 4
bogdanm 0:9b334a45a8ff 6821 #define FTM_SYNC_TRIG1_MASK 0x20u
bogdanm 0:9b334a45a8ff 6822 #define FTM_SYNC_TRIG1_SHIFT 5
bogdanm 0:9b334a45a8ff 6823 #define FTM_SYNC_TRIG2_MASK 0x40u
bogdanm 0:9b334a45a8ff 6824 #define FTM_SYNC_TRIG2_SHIFT 6
bogdanm 0:9b334a45a8ff 6825 #define FTM_SYNC_SWSYNC_MASK 0x80u
bogdanm 0:9b334a45a8ff 6826 #define FTM_SYNC_SWSYNC_SHIFT 7
bogdanm 0:9b334a45a8ff 6827 /* OUTINIT Bit Fields */
bogdanm 0:9b334a45a8ff 6828 #define FTM_OUTINIT_CH0OI_MASK 0x1u
bogdanm 0:9b334a45a8ff 6829 #define FTM_OUTINIT_CH0OI_SHIFT 0
bogdanm 0:9b334a45a8ff 6830 #define FTM_OUTINIT_CH1OI_MASK 0x2u
bogdanm 0:9b334a45a8ff 6831 #define FTM_OUTINIT_CH1OI_SHIFT 1
bogdanm 0:9b334a45a8ff 6832 #define FTM_OUTINIT_CH2OI_MASK 0x4u
bogdanm 0:9b334a45a8ff 6833 #define FTM_OUTINIT_CH2OI_SHIFT 2
bogdanm 0:9b334a45a8ff 6834 #define FTM_OUTINIT_CH3OI_MASK 0x8u
bogdanm 0:9b334a45a8ff 6835 #define FTM_OUTINIT_CH3OI_SHIFT 3
bogdanm 0:9b334a45a8ff 6836 #define FTM_OUTINIT_CH4OI_MASK 0x10u
bogdanm 0:9b334a45a8ff 6837 #define FTM_OUTINIT_CH4OI_SHIFT 4
bogdanm 0:9b334a45a8ff 6838 #define FTM_OUTINIT_CH5OI_MASK 0x20u
bogdanm 0:9b334a45a8ff 6839 #define FTM_OUTINIT_CH5OI_SHIFT 5
bogdanm 0:9b334a45a8ff 6840 #define FTM_OUTINIT_CH6OI_MASK 0x40u
bogdanm 0:9b334a45a8ff 6841 #define FTM_OUTINIT_CH6OI_SHIFT 6
bogdanm 0:9b334a45a8ff 6842 #define FTM_OUTINIT_CH7OI_MASK 0x80u
bogdanm 0:9b334a45a8ff 6843 #define FTM_OUTINIT_CH7OI_SHIFT 7
bogdanm 0:9b334a45a8ff 6844 /* OUTMASK Bit Fields */
bogdanm 0:9b334a45a8ff 6845 #define FTM_OUTMASK_CH0OM_MASK 0x1u
bogdanm 0:9b334a45a8ff 6846 #define FTM_OUTMASK_CH0OM_SHIFT 0
bogdanm 0:9b334a45a8ff 6847 #define FTM_OUTMASK_CH1OM_MASK 0x2u
bogdanm 0:9b334a45a8ff 6848 #define FTM_OUTMASK_CH1OM_SHIFT 1
bogdanm 0:9b334a45a8ff 6849 #define FTM_OUTMASK_CH2OM_MASK 0x4u
bogdanm 0:9b334a45a8ff 6850 #define FTM_OUTMASK_CH2OM_SHIFT 2
bogdanm 0:9b334a45a8ff 6851 #define FTM_OUTMASK_CH3OM_MASK 0x8u
bogdanm 0:9b334a45a8ff 6852 #define FTM_OUTMASK_CH3OM_SHIFT 3
bogdanm 0:9b334a45a8ff 6853 #define FTM_OUTMASK_CH4OM_MASK 0x10u
bogdanm 0:9b334a45a8ff 6854 #define FTM_OUTMASK_CH4OM_SHIFT 4
bogdanm 0:9b334a45a8ff 6855 #define FTM_OUTMASK_CH5OM_MASK 0x20u
bogdanm 0:9b334a45a8ff 6856 #define FTM_OUTMASK_CH5OM_SHIFT 5
bogdanm 0:9b334a45a8ff 6857 #define FTM_OUTMASK_CH6OM_MASK 0x40u
bogdanm 0:9b334a45a8ff 6858 #define FTM_OUTMASK_CH6OM_SHIFT 6
bogdanm 0:9b334a45a8ff 6859 #define FTM_OUTMASK_CH7OM_MASK 0x80u
bogdanm 0:9b334a45a8ff 6860 #define FTM_OUTMASK_CH7OM_SHIFT 7
bogdanm 0:9b334a45a8ff 6861 /* COMBINE Bit Fields */
bogdanm 0:9b334a45a8ff 6862 #define FTM_COMBINE_COMBINE0_MASK 0x1u
bogdanm 0:9b334a45a8ff 6863 #define FTM_COMBINE_COMBINE0_SHIFT 0
bogdanm 0:9b334a45a8ff 6864 #define FTM_COMBINE_COMP0_MASK 0x2u
bogdanm 0:9b334a45a8ff 6865 #define FTM_COMBINE_COMP0_SHIFT 1
bogdanm 0:9b334a45a8ff 6866 #define FTM_COMBINE_DECAPEN0_MASK 0x4u
bogdanm 0:9b334a45a8ff 6867 #define FTM_COMBINE_DECAPEN0_SHIFT 2
bogdanm 0:9b334a45a8ff 6868 #define FTM_COMBINE_DECAP0_MASK 0x8u
bogdanm 0:9b334a45a8ff 6869 #define FTM_COMBINE_DECAP0_SHIFT 3
bogdanm 0:9b334a45a8ff 6870 #define FTM_COMBINE_DTEN0_MASK 0x10u
bogdanm 0:9b334a45a8ff 6871 #define FTM_COMBINE_DTEN0_SHIFT 4
bogdanm 0:9b334a45a8ff 6872 #define FTM_COMBINE_SYNCEN0_MASK 0x20u
bogdanm 0:9b334a45a8ff 6873 #define FTM_COMBINE_SYNCEN0_SHIFT 5
bogdanm 0:9b334a45a8ff 6874 #define FTM_COMBINE_FAULTEN0_MASK 0x40u
bogdanm 0:9b334a45a8ff 6875 #define FTM_COMBINE_FAULTEN0_SHIFT 6
bogdanm 0:9b334a45a8ff 6876 #define FTM_COMBINE_COMBINE1_MASK 0x100u
bogdanm 0:9b334a45a8ff 6877 #define FTM_COMBINE_COMBINE1_SHIFT 8
bogdanm 0:9b334a45a8ff 6878 #define FTM_COMBINE_COMP1_MASK 0x200u
bogdanm 0:9b334a45a8ff 6879 #define FTM_COMBINE_COMP1_SHIFT 9
bogdanm 0:9b334a45a8ff 6880 #define FTM_COMBINE_DECAPEN1_MASK 0x400u
bogdanm 0:9b334a45a8ff 6881 #define FTM_COMBINE_DECAPEN1_SHIFT 10
bogdanm 0:9b334a45a8ff 6882 #define FTM_COMBINE_DECAP1_MASK 0x800u
bogdanm 0:9b334a45a8ff 6883 #define FTM_COMBINE_DECAP1_SHIFT 11
bogdanm 0:9b334a45a8ff 6884 #define FTM_COMBINE_DTEN1_MASK 0x1000u
bogdanm 0:9b334a45a8ff 6885 #define FTM_COMBINE_DTEN1_SHIFT 12
bogdanm 0:9b334a45a8ff 6886 #define FTM_COMBINE_SYNCEN1_MASK 0x2000u
bogdanm 0:9b334a45a8ff 6887 #define FTM_COMBINE_SYNCEN1_SHIFT 13
bogdanm 0:9b334a45a8ff 6888 #define FTM_COMBINE_FAULTEN1_MASK 0x4000u
bogdanm 0:9b334a45a8ff 6889 #define FTM_COMBINE_FAULTEN1_SHIFT 14
bogdanm 0:9b334a45a8ff 6890 #define FTM_COMBINE_COMBINE2_MASK 0x10000u
bogdanm 0:9b334a45a8ff 6891 #define FTM_COMBINE_COMBINE2_SHIFT 16
bogdanm 0:9b334a45a8ff 6892 #define FTM_COMBINE_COMP2_MASK 0x20000u
bogdanm 0:9b334a45a8ff 6893 #define FTM_COMBINE_COMP2_SHIFT 17
bogdanm 0:9b334a45a8ff 6894 #define FTM_COMBINE_DECAPEN2_MASK 0x40000u
bogdanm 0:9b334a45a8ff 6895 #define FTM_COMBINE_DECAPEN2_SHIFT 18
bogdanm 0:9b334a45a8ff 6896 #define FTM_COMBINE_DECAP2_MASK 0x80000u
bogdanm 0:9b334a45a8ff 6897 #define FTM_COMBINE_DECAP2_SHIFT 19
bogdanm 0:9b334a45a8ff 6898 #define FTM_COMBINE_DTEN2_MASK 0x100000u
bogdanm 0:9b334a45a8ff 6899 #define FTM_COMBINE_DTEN2_SHIFT 20
bogdanm 0:9b334a45a8ff 6900 #define FTM_COMBINE_SYNCEN2_MASK 0x200000u
bogdanm 0:9b334a45a8ff 6901 #define FTM_COMBINE_SYNCEN2_SHIFT 21
bogdanm 0:9b334a45a8ff 6902 #define FTM_COMBINE_FAULTEN2_MASK 0x400000u
bogdanm 0:9b334a45a8ff 6903 #define FTM_COMBINE_FAULTEN2_SHIFT 22
bogdanm 0:9b334a45a8ff 6904 #define FTM_COMBINE_COMBINE3_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 6905 #define FTM_COMBINE_COMBINE3_SHIFT 24
bogdanm 0:9b334a45a8ff 6906 #define FTM_COMBINE_COMP3_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 6907 #define FTM_COMBINE_COMP3_SHIFT 25
bogdanm 0:9b334a45a8ff 6908 #define FTM_COMBINE_DECAPEN3_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 6909 #define FTM_COMBINE_DECAPEN3_SHIFT 26
bogdanm 0:9b334a45a8ff 6910 #define FTM_COMBINE_DECAP3_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 6911 #define FTM_COMBINE_DECAP3_SHIFT 27
bogdanm 0:9b334a45a8ff 6912 #define FTM_COMBINE_DTEN3_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 6913 #define FTM_COMBINE_DTEN3_SHIFT 28
bogdanm 0:9b334a45a8ff 6914 #define FTM_COMBINE_SYNCEN3_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 6915 #define FTM_COMBINE_SYNCEN3_SHIFT 29
bogdanm 0:9b334a45a8ff 6916 #define FTM_COMBINE_FAULTEN3_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 6917 #define FTM_COMBINE_FAULTEN3_SHIFT 30
bogdanm 0:9b334a45a8ff 6918 /* DEADTIME Bit Fields */
bogdanm 0:9b334a45a8ff 6919 #define FTM_DEADTIME_DTVAL_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 6920 #define FTM_DEADTIME_DTVAL_SHIFT 0
bogdanm 0:9b334a45a8ff 6921 #define FTM_DEADTIME_DTVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_DEADTIME_DTVAL_SHIFT))&FTM_DEADTIME_DTVAL_MASK)
bogdanm 0:9b334a45a8ff 6922 #define FTM_DEADTIME_DTPS_MASK 0xC0u
bogdanm 0:9b334a45a8ff 6923 #define FTM_DEADTIME_DTPS_SHIFT 6
bogdanm 0:9b334a45a8ff 6924 #define FTM_DEADTIME_DTPS(x) (((uint32_t)(((uint32_t)(x))<<FTM_DEADTIME_DTPS_SHIFT))&FTM_DEADTIME_DTPS_MASK)
bogdanm 0:9b334a45a8ff 6925 /* EXTTRIG Bit Fields */
bogdanm 0:9b334a45a8ff 6926 #define FTM_EXTTRIG_CH2TRIG_MASK 0x1u
bogdanm 0:9b334a45a8ff 6927 #define FTM_EXTTRIG_CH2TRIG_SHIFT 0
bogdanm 0:9b334a45a8ff 6928 #define FTM_EXTTRIG_CH3TRIG_MASK 0x2u
bogdanm 0:9b334a45a8ff 6929 #define FTM_EXTTRIG_CH3TRIG_SHIFT 1
bogdanm 0:9b334a45a8ff 6930 #define FTM_EXTTRIG_CH4TRIG_MASK 0x4u
bogdanm 0:9b334a45a8ff 6931 #define FTM_EXTTRIG_CH4TRIG_SHIFT 2
bogdanm 0:9b334a45a8ff 6932 #define FTM_EXTTRIG_CH5TRIG_MASK 0x8u
bogdanm 0:9b334a45a8ff 6933 #define FTM_EXTTRIG_CH5TRIG_SHIFT 3
bogdanm 0:9b334a45a8ff 6934 #define FTM_EXTTRIG_CH0TRIG_MASK 0x10u
bogdanm 0:9b334a45a8ff 6935 #define FTM_EXTTRIG_CH0TRIG_SHIFT 4
bogdanm 0:9b334a45a8ff 6936 #define FTM_EXTTRIG_CH1TRIG_MASK 0x20u
bogdanm 0:9b334a45a8ff 6937 #define FTM_EXTTRIG_CH1TRIG_SHIFT 5
bogdanm 0:9b334a45a8ff 6938 #define FTM_EXTTRIG_INITTRIGEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 6939 #define FTM_EXTTRIG_INITTRIGEN_SHIFT 6
bogdanm 0:9b334a45a8ff 6940 #define FTM_EXTTRIG_TRIGF_MASK 0x80u
bogdanm 0:9b334a45a8ff 6941 #define FTM_EXTTRIG_TRIGF_SHIFT 7
bogdanm 0:9b334a45a8ff 6942 /* POL Bit Fields */
bogdanm 0:9b334a45a8ff 6943 #define FTM_POL_POL0_MASK 0x1u
bogdanm 0:9b334a45a8ff 6944 #define FTM_POL_POL0_SHIFT 0
bogdanm 0:9b334a45a8ff 6945 #define FTM_POL_POL1_MASK 0x2u
bogdanm 0:9b334a45a8ff 6946 #define FTM_POL_POL1_SHIFT 1
bogdanm 0:9b334a45a8ff 6947 #define FTM_POL_POL2_MASK 0x4u
bogdanm 0:9b334a45a8ff 6948 #define FTM_POL_POL2_SHIFT 2
bogdanm 0:9b334a45a8ff 6949 #define FTM_POL_POL3_MASK 0x8u
bogdanm 0:9b334a45a8ff 6950 #define FTM_POL_POL3_SHIFT 3
bogdanm 0:9b334a45a8ff 6951 #define FTM_POL_POL4_MASK 0x10u
bogdanm 0:9b334a45a8ff 6952 #define FTM_POL_POL4_SHIFT 4
bogdanm 0:9b334a45a8ff 6953 #define FTM_POL_POL5_MASK 0x20u
bogdanm 0:9b334a45a8ff 6954 #define FTM_POL_POL5_SHIFT 5
bogdanm 0:9b334a45a8ff 6955 #define FTM_POL_POL6_MASK 0x40u
bogdanm 0:9b334a45a8ff 6956 #define FTM_POL_POL6_SHIFT 6
bogdanm 0:9b334a45a8ff 6957 #define FTM_POL_POL7_MASK 0x80u
bogdanm 0:9b334a45a8ff 6958 #define FTM_POL_POL7_SHIFT 7
bogdanm 0:9b334a45a8ff 6959 /* FMS Bit Fields */
bogdanm 0:9b334a45a8ff 6960 #define FTM_FMS_FAULTF0_MASK 0x1u
bogdanm 0:9b334a45a8ff 6961 #define FTM_FMS_FAULTF0_SHIFT 0
bogdanm 0:9b334a45a8ff 6962 #define FTM_FMS_FAULTF1_MASK 0x2u
bogdanm 0:9b334a45a8ff 6963 #define FTM_FMS_FAULTF1_SHIFT 1
bogdanm 0:9b334a45a8ff 6964 #define FTM_FMS_FAULTF2_MASK 0x4u
bogdanm 0:9b334a45a8ff 6965 #define FTM_FMS_FAULTF2_SHIFT 2
bogdanm 0:9b334a45a8ff 6966 #define FTM_FMS_FAULTF3_MASK 0x8u
bogdanm 0:9b334a45a8ff 6967 #define FTM_FMS_FAULTF3_SHIFT 3
bogdanm 0:9b334a45a8ff 6968 #define FTM_FMS_FAULTIN_MASK 0x20u
bogdanm 0:9b334a45a8ff 6969 #define FTM_FMS_FAULTIN_SHIFT 5
bogdanm 0:9b334a45a8ff 6970 #define FTM_FMS_WPEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 6971 #define FTM_FMS_WPEN_SHIFT 6
bogdanm 0:9b334a45a8ff 6972 #define FTM_FMS_FAULTF_MASK 0x80u
bogdanm 0:9b334a45a8ff 6973 #define FTM_FMS_FAULTF_SHIFT 7
bogdanm 0:9b334a45a8ff 6974 /* FILTER Bit Fields */
bogdanm 0:9b334a45a8ff 6975 #define FTM_FILTER_CH0FVAL_MASK 0xFu
bogdanm 0:9b334a45a8ff 6976 #define FTM_FILTER_CH0FVAL_SHIFT 0
bogdanm 0:9b334a45a8ff 6977 #define FTM_FILTER_CH0FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH0FVAL_SHIFT))&FTM_FILTER_CH0FVAL_MASK)
bogdanm 0:9b334a45a8ff 6978 #define FTM_FILTER_CH1FVAL_MASK 0xF0u
bogdanm 0:9b334a45a8ff 6979 #define FTM_FILTER_CH1FVAL_SHIFT 4
bogdanm 0:9b334a45a8ff 6980 #define FTM_FILTER_CH1FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH1FVAL_SHIFT))&FTM_FILTER_CH1FVAL_MASK)
bogdanm 0:9b334a45a8ff 6981 #define FTM_FILTER_CH2FVAL_MASK 0xF00u
bogdanm 0:9b334a45a8ff 6982 #define FTM_FILTER_CH2FVAL_SHIFT 8
bogdanm 0:9b334a45a8ff 6983 #define FTM_FILTER_CH2FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH2FVAL_SHIFT))&FTM_FILTER_CH2FVAL_MASK)
bogdanm 0:9b334a45a8ff 6984 #define FTM_FILTER_CH3FVAL_MASK 0xF000u
bogdanm 0:9b334a45a8ff 6985 #define FTM_FILTER_CH3FVAL_SHIFT 12
bogdanm 0:9b334a45a8ff 6986 #define FTM_FILTER_CH3FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH3FVAL_SHIFT))&FTM_FILTER_CH3FVAL_MASK)
bogdanm 0:9b334a45a8ff 6987 /* FLTCTRL Bit Fields */
bogdanm 0:9b334a45a8ff 6988 #define FTM_FLTCTRL_FAULT0EN_MASK 0x1u
bogdanm 0:9b334a45a8ff 6989 #define FTM_FLTCTRL_FAULT0EN_SHIFT 0
bogdanm 0:9b334a45a8ff 6990 #define FTM_FLTCTRL_FAULT1EN_MASK 0x2u
bogdanm 0:9b334a45a8ff 6991 #define FTM_FLTCTRL_FAULT1EN_SHIFT 1
bogdanm 0:9b334a45a8ff 6992 #define FTM_FLTCTRL_FAULT2EN_MASK 0x4u
bogdanm 0:9b334a45a8ff 6993 #define FTM_FLTCTRL_FAULT2EN_SHIFT 2
bogdanm 0:9b334a45a8ff 6994 #define FTM_FLTCTRL_FAULT3EN_MASK 0x8u
bogdanm 0:9b334a45a8ff 6995 #define FTM_FLTCTRL_FAULT3EN_SHIFT 3
bogdanm 0:9b334a45a8ff 6996 #define FTM_FLTCTRL_FFLTR0EN_MASK 0x10u
bogdanm 0:9b334a45a8ff 6997 #define FTM_FLTCTRL_FFLTR0EN_SHIFT 4
bogdanm 0:9b334a45a8ff 6998 #define FTM_FLTCTRL_FFLTR1EN_MASK 0x20u
bogdanm 0:9b334a45a8ff 6999 #define FTM_FLTCTRL_FFLTR1EN_SHIFT 5
bogdanm 0:9b334a45a8ff 7000 #define FTM_FLTCTRL_FFLTR2EN_MASK 0x40u
bogdanm 0:9b334a45a8ff 7001 #define FTM_FLTCTRL_FFLTR2EN_SHIFT 6
bogdanm 0:9b334a45a8ff 7002 #define FTM_FLTCTRL_FFLTR3EN_MASK 0x80u
bogdanm 0:9b334a45a8ff 7003 #define FTM_FLTCTRL_FFLTR3EN_SHIFT 7
bogdanm 0:9b334a45a8ff 7004 #define FTM_FLTCTRL_FFVAL_MASK 0xF00u
bogdanm 0:9b334a45a8ff 7005 #define FTM_FLTCTRL_FFVAL_SHIFT 8
bogdanm 0:9b334a45a8ff 7006 #define FTM_FLTCTRL_FFVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FFVAL_SHIFT))&FTM_FLTCTRL_FFVAL_MASK)
bogdanm 0:9b334a45a8ff 7007 /* QDCTRL Bit Fields */
bogdanm 0:9b334a45a8ff 7008 #define FTM_QDCTRL_QUADEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 7009 #define FTM_QDCTRL_QUADEN_SHIFT 0
bogdanm 0:9b334a45a8ff 7010 #define FTM_QDCTRL_TOFDIR_MASK 0x2u
bogdanm 0:9b334a45a8ff 7011 #define FTM_QDCTRL_TOFDIR_SHIFT 1
bogdanm 0:9b334a45a8ff 7012 #define FTM_QDCTRL_QUADIR_MASK 0x4u
bogdanm 0:9b334a45a8ff 7013 #define FTM_QDCTRL_QUADIR_SHIFT 2
bogdanm 0:9b334a45a8ff 7014 #define FTM_QDCTRL_QUADMODE_MASK 0x8u
bogdanm 0:9b334a45a8ff 7015 #define FTM_QDCTRL_QUADMODE_SHIFT 3
bogdanm 0:9b334a45a8ff 7016 #define FTM_QDCTRL_PHBPOL_MASK 0x10u
bogdanm 0:9b334a45a8ff 7017 #define FTM_QDCTRL_PHBPOL_SHIFT 4
bogdanm 0:9b334a45a8ff 7018 #define FTM_QDCTRL_PHAPOL_MASK 0x20u
bogdanm 0:9b334a45a8ff 7019 #define FTM_QDCTRL_PHAPOL_SHIFT 5
bogdanm 0:9b334a45a8ff 7020 #define FTM_QDCTRL_PHBFLTREN_MASK 0x40u
bogdanm 0:9b334a45a8ff 7021 #define FTM_QDCTRL_PHBFLTREN_SHIFT 6
bogdanm 0:9b334a45a8ff 7022 #define FTM_QDCTRL_PHAFLTREN_MASK 0x80u
bogdanm 0:9b334a45a8ff 7023 #define FTM_QDCTRL_PHAFLTREN_SHIFT 7
bogdanm 0:9b334a45a8ff 7024 /* CONF Bit Fields */
bogdanm 0:9b334a45a8ff 7025 #define FTM_CONF_NUMTOF_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 7026 #define FTM_CONF_NUMTOF_SHIFT 0
bogdanm 0:9b334a45a8ff 7027 #define FTM_CONF_NUMTOF(x) (((uint32_t)(((uint32_t)(x))<<FTM_CONF_NUMTOF_SHIFT))&FTM_CONF_NUMTOF_MASK)
bogdanm 0:9b334a45a8ff 7028 #define FTM_CONF_BDMMODE_MASK 0xC0u
bogdanm 0:9b334a45a8ff 7029 #define FTM_CONF_BDMMODE_SHIFT 6
bogdanm 0:9b334a45a8ff 7030 #define FTM_CONF_BDMMODE(x) (((uint32_t)(((uint32_t)(x))<<FTM_CONF_BDMMODE_SHIFT))&FTM_CONF_BDMMODE_MASK)
bogdanm 0:9b334a45a8ff 7031 #define FTM_CONF_GTBEEN_MASK 0x200u
bogdanm 0:9b334a45a8ff 7032 #define FTM_CONF_GTBEEN_SHIFT 9
bogdanm 0:9b334a45a8ff 7033 #define FTM_CONF_GTBEOUT_MASK 0x400u
bogdanm 0:9b334a45a8ff 7034 #define FTM_CONF_GTBEOUT_SHIFT 10
bogdanm 0:9b334a45a8ff 7035 /* FLTPOL Bit Fields */
bogdanm 0:9b334a45a8ff 7036 #define FTM_FLTPOL_FLT0POL_MASK 0x1u
bogdanm 0:9b334a45a8ff 7037 #define FTM_FLTPOL_FLT0POL_SHIFT 0
bogdanm 0:9b334a45a8ff 7038 #define FTM_FLTPOL_FLT1POL_MASK 0x2u
bogdanm 0:9b334a45a8ff 7039 #define FTM_FLTPOL_FLT1POL_SHIFT 1
bogdanm 0:9b334a45a8ff 7040 #define FTM_FLTPOL_FLT2POL_MASK 0x4u
bogdanm 0:9b334a45a8ff 7041 #define FTM_FLTPOL_FLT2POL_SHIFT 2
bogdanm 0:9b334a45a8ff 7042 #define FTM_FLTPOL_FLT3POL_MASK 0x8u
bogdanm 0:9b334a45a8ff 7043 #define FTM_FLTPOL_FLT3POL_SHIFT 3
bogdanm 0:9b334a45a8ff 7044 /* SYNCONF Bit Fields */
bogdanm 0:9b334a45a8ff 7045 #define FTM_SYNCONF_HWTRIGMODE_MASK 0x1u
bogdanm 0:9b334a45a8ff 7046 #define FTM_SYNCONF_HWTRIGMODE_SHIFT 0
bogdanm 0:9b334a45a8ff 7047 #define FTM_SYNCONF_CNTINC_MASK 0x4u
bogdanm 0:9b334a45a8ff 7048 #define FTM_SYNCONF_CNTINC_SHIFT 2
bogdanm 0:9b334a45a8ff 7049 #define FTM_SYNCONF_INVC_MASK 0x10u
bogdanm 0:9b334a45a8ff 7050 #define FTM_SYNCONF_INVC_SHIFT 4
bogdanm 0:9b334a45a8ff 7051 #define FTM_SYNCONF_SWOC_MASK 0x20u
bogdanm 0:9b334a45a8ff 7052 #define FTM_SYNCONF_SWOC_SHIFT 5
bogdanm 0:9b334a45a8ff 7053 #define FTM_SYNCONF_SYNCMODE_MASK 0x80u
bogdanm 0:9b334a45a8ff 7054 #define FTM_SYNCONF_SYNCMODE_SHIFT 7
bogdanm 0:9b334a45a8ff 7055 #define FTM_SYNCONF_SWRSTCNT_MASK 0x100u
bogdanm 0:9b334a45a8ff 7056 #define FTM_SYNCONF_SWRSTCNT_SHIFT 8
bogdanm 0:9b334a45a8ff 7057 #define FTM_SYNCONF_SWWRBUF_MASK 0x200u
bogdanm 0:9b334a45a8ff 7058 #define FTM_SYNCONF_SWWRBUF_SHIFT 9
bogdanm 0:9b334a45a8ff 7059 #define FTM_SYNCONF_SWOM_MASK 0x400u
bogdanm 0:9b334a45a8ff 7060 #define FTM_SYNCONF_SWOM_SHIFT 10
bogdanm 0:9b334a45a8ff 7061 #define FTM_SYNCONF_SWINVC_MASK 0x800u
bogdanm 0:9b334a45a8ff 7062 #define FTM_SYNCONF_SWINVC_SHIFT 11
bogdanm 0:9b334a45a8ff 7063 #define FTM_SYNCONF_SWSOC_MASK 0x1000u
bogdanm 0:9b334a45a8ff 7064 #define FTM_SYNCONF_SWSOC_SHIFT 12
bogdanm 0:9b334a45a8ff 7065 #define FTM_SYNCONF_HWRSTCNT_MASK 0x10000u
bogdanm 0:9b334a45a8ff 7066 #define FTM_SYNCONF_HWRSTCNT_SHIFT 16
bogdanm 0:9b334a45a8ff 7067 #define FTM_SYNCONF_HWWRBUF_MASK 0x20000u
bogdanm 0:9b334a45a8ff 7068 #define FTM_SYNCONF_HWWRBUF_SHIFT 17
bogdanm 0:9b334a45a8ff 7069 #define FTM_SYNCONF_HWOM_MASK 0x40000u
bogdanm 0:9b334a45a8ff 7070 #define FTM_SYNCONF_HWOM_SHIFT 18
bogdanm 0:9b334a45a8ff 7071 #define FTM_SYNCONF_HWINVC_MASK 0x80000u
bogdanm 0:9b334a45a8ff 7072 #define FTM_SYNCONF_HWINVC_SHIFT 19
bogdanm 0:9b334a45a8ff 7073 #define FTM_SYNCONF_HWSOC_MASK 0x100000u
bogdanm 0:9b334a45a8ff 7074 #define FTM_SYNCONF_HWSOC_SHIFT 20
bogdanm 0:9b334a45a8ff 7075 /* INVCTRL Bit Fields */
bogdanm 0:9b334a45a8ff 7076 #define FTM_INVCTRL_INV0EN_MASK 0x1u
bogdanm 0:9b334a45a8ff 7077 #define FTM_INVCTRL_INV0EN_SHIFT 0
bogdanm 0:9b334a45a8ff 7078 #define FTM_INVCTRL_INV1EN_MASK 0x2u
bogdanm 0:9b334a45a8ff 7079 #define FTM_INVCTRL_INV1EN_SHIFT 1
bogdanm 0:9b334a45a8ff 7080 #define FTM_INVCTRL_INV2EN_MASK 0x4u
bogdanm 0:9b334a45a8ff 7081 #define FTM_INVCTRL_INV2EN_SHIFT 2
bogdanm 0:9b334a45a8ff 7082 #define FTM_INVCTRL_INV3EN_MASK 0x8u
bogdanm 0:9b334a45a8ff 7083 #define FTM_INVCTRL_INV3EN_SHIFT 3
bogdanm 0:9b334a45a8ff 7084 /* SWOCTRL Bit Fields */
bogdanm 0:9b334a45a8ff 7085 #define FTM_SWOCTRL_CH0OC_MASK 0x1u
bogdanm 0:9b334a45a8ff 7086 #define FTM_SWOCTRL_CH0OC_SHIFT 0
bogdanm 0:9b334a45a8ff 7087 #define FTM_SWOCTRL_CH1OC_MASK 0x2u
bogdanm 0:9b334a45a8ff 7088 #define FTM_SWOCTRL_CH1OC_SHIFT 1
bogdanm 0:9b334a45a8ff 7089 #define FTM_SWOCTRL_CH2OC_MASK 0x4u
bogdanm 0:9b334a45a8ff 7090 #define FTM_SWOCTRL_CH2OC_SHIFT 2
bogdanm 0:9b334a45a8ff 7091 #define FTM_SWOCTRL_CH3OC_MASK 0x8u
bogdanm 0:9b334a45a8ff 7092 #define FTM_SWOCTRL_CH3OC_SHIFT 3
bogdanm 0:9b334a45a8ff 7093 #define FTM_SWOCTRL_CH4OC_MASK 0x10u
bogdanm 0:9b334a45a8ff 7094 #define FTM_SWOCTRL_CH4OC_SHIFT 4
bogdanm 0:9b334a45a8ff 7095 #define FTM_SWOCTRL_CH5OC_MASK 0x20u
bogdanm 0:9b334a45a8ff 7096 #define FTM_SWOCTRL_CH5OC_SHIFT 5
bogdanm 0:9b334a45a8ff 7097 #define FTM_SWOCTRL_CH6OC_MASK 0x40u
bogdanm 0:9b334a45a8ff 7098 #define FTM_SWOCTRL_CH6OC_SHIFT 6
bogdanm 0:9b334a45a8ff 7099 #define FTM_SWOCTRL_CH7OC_MASK 0x80u
bogdanm 0:9b334a45a8ff 7100 #define FTM_SWOCTRL_CH7OC_SHIFT 7
bogdanm 0:9b334a45a8ff 7101 #define FTM_SWOCTRL_CH0OCV_MASK 0x100u
bogdanm 0:9b334a45a8ff 7102 #define FTM_SWOCTRL_CH0OCV_SHIFT 8
bogdanm 0:9b334a45a8ff 7103 #define FTM_SWOCTRL_CH1OCV_MASK 0x200u
bogdanm 0:9b334a45a8ff 7104 #define FTM_SWOCTRL_CH1OCV_SHIFT 9
bogdanm 0:9b334a45a8ff 7105 #define FTM_SWOCTRL_CH2OCV_MASK 0x400u
bogdanm 0:9b334a45a8ff 7106 #define FTM_SWOCTRL_CH2OCV_SHIFT 10
bogdanm 0:9b334a45a8ff 7107 #define FTM_SWOCTRL_CH3OCV_MASK 0x800u
bogdanm 0:9b334a45a8ff 7108 #define FTM_SWOCTRL_CH3OCV_SHIFT 11
bogdanm 0:9b334a45a8ff 7109 #define FTM_SWOCTRL_CH4OCV_MASK 0x1000u
bogdanm 0:9b334a45a8ff 7110 #define FTM_SWOCTRL_CH4OCV_SHIFT 12
bogdanm 0:9b334a45a8ff 7111 #define FTM_SWOCTRL_CH5OCV_MASK 0x2000u
bogdanm 0:9b334a45a8ff 7112 #define FTM_SWOCTRL_CH5OCV_SHIFT 13
bogdanm 0:9b334a45a8ff 7113 #define FTM_SWOCTRL_CH6OCV_MASK 0x4000u
bogdanm 0:9b334a45a8ff 7114 #define FTM_SWOCTRL_CH6OCV_SHIFT 14
bogdanm 0:9b334a45a8ff 7115 #define FTM_SWOCTRL_CH7OCV_MASK 0x8000u
bogdanm 0:9b334a45a8ff 7116 #define FTM_SWOCTRL_CH7OCV_SHIFT 15
bogdanm 0:9b334a45a8ff 7117 /* PWMLOAD Bit Fields */
bogdanm 0:9b334a45a8ff 7118 #define FTM_PWMLOAD_CH0SEL_MASK 0x1u
bogdanm 0:9b334a45a8ff 7119 #define FTM_PWMLOAD_CH0SEL_SHIFT 0
bogdanm 0:9b334a45a8ff 7120 #define FTM_PWMLOAD_CH1SEL_MASK 0x2u
bogdanm 0:9b334a45a8ff 7121 #define FTM_PWMLOAD_CH1SEL_SHIFT 1
bogdanm 0:9b334a45a8ff 7122 #define FTM_PWMLOAD_CH2SEL_MASK 0x4u
bogdanm 0:9b334a45a8ff 7123 #define FTM_PWMLOAD_CH2SEL_SHIFT 2
bogdanm 0:9b334a45a8ff 7124 #define FTM_PWMLOAD_CH3SEL_MASK 0x8u
bogdanm 0:9b334a45a8ff 7125 #define FTM_PWMLOAD_CH3SEL_SHIFT 3
bogdanm 0:9b334a45a8ff 7126 #define FTM_PWMLOAD_CH4SEL_MASK 0x10u
bogdanm 0:9b334a45a8ff 7127 #define FTM_PWMLOAD_CH4SEL_SHIFT 4
bogdanm 0:9b334a45a8ff 7128 #define FTM_PWMLOAD_CH5SEL_MASK 0x20u
bogdanm 0:9b334a45a8ff 7129 #define FTM_PWMLOAD_CH5SEL_SHIFT 5
bogdanm 0:9b334a45a8ff 7130 #define FTM_PWMLOAD_CH6SEL_MASK 0x40u
bogdanm 0:9b334a45a8ff 7131 #define FTM_PWMLOAD_CH6SEL_SHIFT 6
bogdanm 0:9b334a45a8ff 7132 #define FTM_PWMLOAD_CH7SEL_MASK 0x80u
bogdanm 0:9b334a45a8ff 7133 #define FTM_PWMLOAD_CH7SEL_SHIFT 7
bogdanm 0:9b334a45a8ff 7134 #define FTM_PWMLOAD_LDOK_MASK 0x200u
bogdanm 0:9b334a45a8ff 7135 #define FTM_PWMLOAD_LDOK_SHIFT 9
bogdanm 0:9b334a45a8ff 7136
bogdanm 0:9b334a45a8ff 7137 /*!
bogdanm 0:9b334a45a8ff 7138 * @}
bogdanm 0:9b334a45a8ff 7139 */ /* end of group FTM_Register_Masks */
bogdanm 0:9b334a45a8ff 7140
bogdanm 0:9b334a45a8ff 7141
bogdanm 0:9b334a45a8ff 7142 /* FTM - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 7143 /** Peripheral FTM0 base address */
bogdanm 0:9b334a45a8ff 7144 #define FTM0_BASE (0x40038000u)
bogdanm 0:9b334a45a8ff 7145 /** Peripheral FTM0 base pointer */
bogdanm 0:9b334a45a8ff 7146 #define FTM0 ((FTM_Type *)FTM0_BASE)
bogdanm 0:9b334a45a8ff 7147 #define FTM0_BASE_PTR (FTM0)
bogdanm 0:9b334a45a8ff 7148 /** Peripheral FTM1 base address */
bogdanm 0:9b334a45a8ff 7149 #define FTM1_BASE (0x40039000u)
bogdanm 0:9b334a45a8ff 7150 /** Peripheral FTM1 base pointer */
bogdanm 0:9b334a45a8ff 7151 #define FTM1 ((FTM_Type *)FTM1_BASE)
bogdanm 0:9b334a45a8ff 7152 #define FTM1_BASE_PTR (FTM1)
bogdanm 0:9b334a45a8ff 7153 /** Peripheral FTM2 base address */
bogdanm 0:9b334a45a8ff 7154 #define FTM2_BASE (0x4003A000u)
bogdanm 0:9b334a45a8ff 7155 /** Peripheral FTM2 base pointer */
bogdanm 0:9b334a45a8ff 7156 #define FTM2 ((FTM_Type *)FTM2_BASE)
bogdanm 0:9b334a45a8ff 7157 #define FTM2_BASE_PTR (FTM2)
bogdanm 0:9b334a45a8ff 7158 /** Peripheral FTM3 base address */
bogdanm 0:9b334a45a8ff 7159 #define FTM3_BASE (0x400B9000u)
bogdanm 0:9b334a45a8ff 7160 /** Peripheral FTM3 base pointer */
bogdanm 0:9b334a45a8ff 7161 #define FTM3 ((FTM_Type *)FTM3_BASE)
bogdanm 0:9b334a45a8ff 7162 #define FTM3_BASE_PTR (FTM3)
bogdanm 0:9b334a45a8ff 7163 /** Array initializer of FTM peripheral base addresses */
bogdanm 0:9b334a45a8ff 7164 #define FTM_BASE_ADDRS { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE }
bogdanm 0:9b334a45a8ff 7165 /** Array initializer of FTM peripheral base pointers */
bogdanm 0:9b334a45a8ff 7166 #define FTM_BASE_PTRS { FTM0, FTM1, FTM2, FTM3 }
bogdanm 0:9b334a45a8ff 7167 /** Interrupt vectors for the FTM peripheral type */
bogdanm 0:9b334a45a8ff 7168 #define FTM_IRQS { FTM0_IRQn, FTM1_IRQn, FTM2_IRQn, FTM3_IRQn }
bogdanm 0:9b334a45a8ff 7169
bogdanm 0:9b334a45a8ff 7170 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7171 -- FTM - Register accessor macros
bogdanm 0:9b334a45a8ff 7172 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7173
bogdanm 0:9b334a45a8ff 7174 /*!
bogdanm 0:9b334a45a8ff 7175 * @addtogroup FTM_Register_Accessor_Macros FTM - Register accessor macros
bogdanm 0:9b334a45a8ff 7176 * @{
bogdanm 0:9b334a45a8ff 7177 */
bogdanm 0:9b334a45a8ff 7178
bogdanm 0:9b334a45a8ff 7179
bogdanm 0:9b334a45a8ff 7180 /* FTM - Register instance definitions */
bogdanm 0:9b334a45a8ff 7181 /* FTM0 */
bogdanm 0:9b334a45a8ff 7182 #define FTM0_SC FTM_SC_REG(FTM0)
bogdanm 0:9b334a45a8ff 7183 #define FTM0_CNT FTM_CNT_REG(FTM0)
bogdanm 0:9b334a45a8ff 7184 #define FTM0_MOD FTM_MOD_REG(FTM0)
bogdanm 0:9b334a45a8ff 7185 #define FTM0_C0SC FTM_CnSC_REG(FTM0,0)
bogdanm 0:9b334a45a8ff 7186 #define FTM0_C0V FTM_CnV_REG(FTM0,0)
bogdanm 0:9b334a45a8ff 7187 #define FTM0_C1SC FTM_CnSC_REG(FTM0,1)
bogdanm 0:9b334a45a8ff 7188 #define FTM0_C1V FTM_CnV_REG(FTM0,1)
bogdanm 0:9b334a45a8ff 7189 #define FTM0_C2SC FTM_CnSC_REG(FTM0,2)
bogdanm 0:9b334a45a8ff 7190 #define FTM0_C2V FTM_CnV_REG(FTM0,2)
bogdanm 0:9b334a45a8ff 7191 #define FTM0_C3SC FTM_CnSC_REG(FTM0,3)
bogdanm 0:9b334a45a8ff 7192 #define FTM0_C3V FTM_CnV_REG(FTM0,3)
bogdanm 0:9b334a45a8ff 7193 #define FTM0_C4SC FTM_CnSC_REG(FTM0,4)
bogdanm 0:9b334a45a8ff 7194 #define FTM0_C4V FTM_CnV_REG(FTM0,4)
bogdanm 0:9b334a45a8ff 7195 #define FTM0_C5SC FTM_CnSC_REG(FTM0,5)
bogdanm 0:9b334a45a8ff 7196 #define FTM0_C5V FTM_CnV_REG(FTM0,5)
bogdanm 0:9b334a45a8ff 7197 #define FTM0_C6SC FTM_CnSC_REG(FTM0,6)
bogdanm 0:9b334a45a8ff 7198 #define FTM0_C6V FTM_CnV_REG(FTM0,6)
bogdanm 0:9b334a45a8ff 7199 #define FTM0_C7SC FTM_CnSC_REG(FTM0,7)
bogdanm 0:9b334a45a8ff 7200 #define FTM0_C7V FTM_CnV_REG(FTM0,7)
bogdanm 0:9b334a45a8ff 7201 #define FTM0_CNTIN FTM_CNTIN_REG(FTM0)
bogdanm 0:9b334a45a8ff 7202 #define FTM0_STATUS FTM_STATUS_REG(FTM0)
bogdanm 0:9b334a45a8ff 7203 #define FTM0_MODE FTM_MODE_REG(FTM0)
bogdanm 0:9b334a45a8ff 7204 #define FTM0_SYNC FTM_SYNC_REG(FTM0)
bogdanm 0:9b334a45a8ff 7205 #define FTM0_OUTINIT FTM_OUTINIT_REG(FTM0)
bogdanm 0:9b334a45a8ff 7206 #define FTM0_OUTMASK FTM_OUTMASK_REG(FTM0)
bogdanm 0:9b334a45a8ff 7207 #define FTM0_COMBINE FTM_COMBINE_REG(FTM0)
bogdanm 0:9b334a45a8ff 7208 #define FTM0_DEADTIME FTM_DEADTIME_REG(FTM0)
bogdanm 0:9b334a45a8ff 7209 #define FTM0_EXTTRIG FTM_EXTTRIG_REG(FTM0)
bogdanm 0:9b334a45a8ff 7210 #define FTM0_POL FTM_POL_REG(FTM0)
bogdanm 0:9b334a45a8ff 7211 #define FTM0_FMS FTM_FMS_REG(FTM0)
bogdanm 0:9b334a45a8ff 7212 #define FTM0_FILTER FTM_FILTER_REG(FTM0)
bogdanm 0:9b334a45a8ff 7213 #define FTM0_FLTCTRL FTM_FLTCTRL_REG(FTM0)
bogdanm 0:9b334a45a8ff 7214 #define FTM0_QDCTRL FTM_QDCTRL_REG(FTM0)
bogdanm 0:9b334a45a8ff 7215 #define FTM0_CONF FTM_CONF_REG(FTM0)
bogdanm 0:9b334a45a8ff 7216 #define FTM0_FLTPOL FTM_FLTPOL_REG(FTM0)
bogdanm 0:9b334a45a8ff 7217 #define FTM0_SYNCONF FTM_SYNCONF_REG(FTM0)
bogdanm 0:9b334a45a8ff 7218 #define FTM0_INVCTRL FTM_INVCTRL_REG(FTM0)
bogdanm 0:9b334a45a8ff 7219 #define FTM0_SWOCTRL FTM_SWOCTRL_REG(FTM0)
bogdanm 0:9b334a45a8ff 7220 #define FTM0_PWMLOAD FTM_PWMLOAD_REG(FTM0)
bogdanm 0:9b334a45a8ff 7221 /* FTM1 */
bogdanm 0:9b334a45a8ff 7222 #define FTM1_SC FTM_SC_REG(FTM1)
bogdanm 0:9b334a45a8ff 7223 #define FTM1_CNT FTM_CNT_REG(FTM1)
bogdanm 0:9b334a45a8ff 7224 #define FTM1_MOD FTM_MOD_REG(FTM1)
bogdanm 0:9b334a45a8ff 7225 #define FTM1_C0SC FTM_CnSC_REG(FTM1,0)
bogdanm 0:9b334a45a8ff 7226 #define FTM1_C0V FTM_CnV_REG(FTM1,0)
bogdanm 0:9b334a45a8ff 7227 #define FTM1_C1SC FTM_CnSC_REG(FTM1,1)
bogdanm 0:9b334a45a8ff 7228 #define FTM1_C1V FTM_CnV_REG(FTM1,1)
bogdanm 0:9b334a45a8ff 7229 #define FTM1_CNTIN FTM_CNTIN_REG(FTM1)
bogdanm 0:9b334a45a8ff 7230 #define FTM1_STATUS FTM_STATUS_REG(FTM1)
bogdanm 0:9b334a45a8ff 7231 #define FTM1_MODE FTM_MODE_REG(FTM1)
bogdanm 0:9b334a45a8ff 7232 #define FTM1_SYNC FTM_SYNC_REG(FTM1)
bogdanm 0:9b334a45a8ff 7233 #define FTM1_OUTINIT FTM_OUTINIT_REG(FTM1)
bogdanm 0:9b334a45a8ff 7234 #define FTM1_OUTMASK FTM_OUTMASK_REG(FTM1)
bogdanm 0:9b334a45a8ff 7235 #define FTM1_COMBINE FTM_COMBINE_REG(FTM1)
bogdanm 0:9b334a45a8ff 7236 #define FTM1_DEADTIME FTM_DEADTIME_REG(FTM1)
bogdanm 0:9b334a45a8ff 7237 #define FTM1_EXTTRIG FTM_EXTTRIG_REG(FTM1)
bogdanm 0:9b334a45a8ff 7238 #define FTM1_POL FTM_POL_REG(FTM1)
bogdanm 0:9b334a45a8ff 7239 #define FTM1_FMS FTM_FMS_REG(FTM1)
bogdanm 0:9b334a45a8ff 7240 #define FTM1_FILTER FTM_FILTER_REG(FTM1)
bogdanm 0:9b334a45a8ff 7241 #define FTM1_FLTCTRL FTM_FLTCTRL_REG(FTM1)
bogdanm 0:9b334a45a8ff 7242 #define FTM1_QDCTRL FTM_QDCTRL_REG(FTM1)
bogdanm 0:9b334a45a8ff 7243 #define FTM1_CONF FTM_CONF_REG(FTM1)
bogdanm 0:9b334a45a8ff 7244 #define FTM1_FLTPOL FTM_FLTPOL_REG(FTM1)
bogdanm 0:9b334a45a8ff 7245 #define FTM1_SYNCONF FTM_SYNCONF_REG(FTM1)
bogdanm 0:9b334a45a8ff 7246 #define FTM1_INVCTRL FTM_INVCTRL_REG(FTM1)
bogdanm 0:9b334a45a8ff 7247 #define FTM1_SWOCTRL FTM_SWOCTRL_REG(FTM1)
bogdanm 0:9b334a45a8ff 7248 #define FTM1_PWMLOAD FTM_PWMLOAD_REG(FTM1)
bogdanm 0:9b334a45a8ff 7249 /* FTM2 */
bogdanm 0:9b334a45a8ff 7250 #define FTM2_SC FTM_SC_REG(FTM2)
bogdanm 0:9b334a45a8ff 7251 #define FTM2_CNT FTM_CNT_REG(FTM2)
bogdanm 0:9b334a45a8ff 7252 #define FTM2_MOD FTM_MOD_REG(FTM2)
bogdanm 0:9b334a45a8ff 7253 #define FTM2_C0SC FTM_CnSC_REG(FTM2,0)
bogdanm 0:9b334a45a8ff 7254 #define FTM2_C0V FTM_CnV_REG(FTM2,0)
bogdanm 0:9b334a45a8ff 7255 #define FTM2_C1SC FTM_CnSC_REG(FTM2,1)
bogdanm 0:9b334a45a8ff 7256 #define FTM2_C1V FTM_CnV_REG(FTM2,1)
bogdanm 0:9b334a45a8ff 7257 #define FTM2_CNTIN FTM_CNTIN_REG(FTM2)
bogdanm 0:9b334a45a8ff 7258 #define FTM2_STATUS FTM_STATUS_REG(FTM2)
bogdanm 0:9b334a45a8ff 7259 #define FTM2_MODE FTM_MODE_REG(FTM2)
bogdanm 0:9b334a45a8ff 7260 #define FTM2_SYNC FTM_SYNC_REG(FTM2)
bogdanm 0:9b334a45a8ff 7261 #define FTM2_OUTINIT FTM_OUTINIT_REG(FTM2)
bogdanm 0:9b334a45a8ff 7262 #define FTM2_OUTMASK FTM_OUTMASK_REG(FTM2)
bogdanm 0:9b334a45a8ff 7263 #define FTM2_COMBINE FTM_COMBINE_REG(FTM2)
bogdanm 0:9b334a45a8ff 7264 #define FTM2_DEADTIME FTM_DEADTIME_REG(FTM2)
bogdanm 0:9b334a45a8ff 7265 #define FTM2_EXTTRIG FTM_EXTTRIG_REG(FTM2)
bogdanm 0:9b334a45a8ff 7266 #define FTM2_POL FTM_POL_REG(FTM2)
bogdanm 0:9b334a45a8ff 7267 #define FTM2_FMS FTM_FMS_REG(FTM2)
bogdanm 0:9b334a45a8ff 7268 #define FTM2_FILTER FTM_FILTER_REG(FTM2)
bogdanm 0:9b334a45a8ff 7269 #define FTM2_FLTCTRL FTM_FLTCTRL_REG(FTM2)
bogdanm 0:9b334a45a8ff 7270 #define FTM2_QDCTRL FTM_QDCTRL_REG(FTM2)
bogdanm 0:9b334a45a8ff 7271 #define FTM2_CONF FTM_CONF_REG(FTM2)
bogdanm 0:9b334a45a8ff 7272 #define FTM2_FLTPOL FTM_FLTPOL_REG(FTM2)
bogdanm 0:9b334a45a8ff 7273 #define FTM2_SYNCONF FTM_SYNCONF_REG(FTM2)
bogdanm 0:9b334a45a8ff 7274 #define FTM2_INVCTRL FTM_INVCTRL_REG(FTM2)
bogdanm 0:9b334a45a8ff 7275 #define FTM2_SWOCTRL FTM_SWOCTRL_REG(FTM2)
bogdanm 0:9b334a45a8ff 7276 #define FTM2_PWMLOAD FTM_PWMLOAD_REG(FTM2)
bogdanm 0:9b334a45a8ff 7277 /* FTM3 */
bogdanm 0:9b334a45a8ff 7278 #define FTM3_SC FTM_SC_REG(FTM3)
bogdanm 0:9b334a45a8ff 7279 #define FTM3_CNT FTM_CNT_REG(FTM3)
bogdanm 0:9b334a45a8ff 7280 #define FTM3_MOD FTM_MOD_REG(FTM3)
bogdanm 0:9b334a45a8ff 7281 #define FTM3_C0SC FTM_CnSC_REG(FTM3,0)
bogdanm 0:9b334a45a8ff 7282 #define FTM3_C0V FTM_CnV_REG(FTM3,0)
bogdanm 0:9b334a45a8ff 7283 #define FTM3_C1SC FTM_CnSC_REG(FTM3,1)
bogdanm 0:9b334a45a8ff 7284 #define FTM3_C1V FTM_CnV_REG(FTM3,1)
bogdanm 0:9b334a45a8ff 7285 #define FTM3_C2SC FTM_CnSC_REG(FTM3,2)
bogdanm 0:9b334a45a8ff 7286 #define FTM3_C2V FTM_CnV_REG(FTM3,2)
bogdanm 0:9b334a45a8ff 7287 #define FTM3_C3SC FTM_CnSC_REG(FTM3,3)
bogdanm 0:9b334a45a8ff 7288 #define FTM3_C3V FTM_CnV_REG(FTM3,3)
bogdanm 0:9b334a45a8ff 7289 #define FTM3_C4SC FTM_CnSC_REG(FTM3,4)
bogdanm 0:9b334a45a8ff 7290 #define FTM3_C4V FTM_CnV_REG(FTM3,4)
bogdanm 0:9b334a45a8ff 7291 #define FTM3_C5SC FTM_CnSC_REG(FTM3,5)
bogdanm 0:9b334a45a8ff 7292 #define FTM3_C5V FTM_CnV_REG(FTM3,5)
bogdanm 0:9b334a45a8ff 7293 #define FTM3_C6SC FTM_CnSC_REG(FTM3,6)
bogdanm 0:9b334a45a8ff 7294 #define FTM3_C6V FTM_CnV_REG(FTM3,6)
bogdanm 0:9b334a45a8ff 7295 #define FTM3_C7SC FTM_CnSC_REG(FTM3,7)
bogdanm 0:9b334a45a8ff 7296 #define FTM3_C7V FTM_CnV_REG(FTM3,7)
bogdanm 0:9b334a45a8ff 7297 #define FTM3_CNTIN FTM_CNTIN_REG(FTM3)
bogdanm 0:9b334a45a8ff 7298 #define FTM3_STATUS FTM_STATUS_REG(FTM3)
bogdanm 0:9b334a45a8ff 7299 #define FTM3_MODE FTM_MODE_REG(FTM3)
bogdanm 0:9b334a45a8ff 7300 #define FTM3_SYNC FTM_SYNC_REG(FTM3)
bogdanm 0:9b334a45a8ff 7301 #define FTM3_OUTINIT FTM_OUTINIT_REG(FTM3)
bogdanm 0:9b334a45a8ff 7302 #define FTM3_OUTMASK FTM_OUTMASK_REG(FTM3)
bogdanm 0:9b334a45a8ff 7303 #define FTM3_COMBINE FTM_COMBINE_REG(FTM3)
bogdanm 0:9b334a45a8ff 7304 #define FTM3_DEADTIME FTM_DEADTIME_REG(FTM3)
bogdanm 0:9b334a45a8ff 7305 #define FTM3_EXTTRIG FTM_EXTTRIG_REG(FTM3)
bogdanm 0:9b334a45a8ff 7306 #define FTM3_POL FTM_POL_REG(FTM3)
bogdanm 0:9b334a45a8ff 7307 #define FTM3_FMS FTM_FMS_REG(FTM3)
bogdanm 0:9b334a45a8ff 7308 #define FTM3_FILTER FTM_FILTER_REG(FTM3)
bogdanm 0:9b334a45a8ff 7309 #define FTM3_FLTCTRL FTM_FLTCTRL_REG(FTM3)
bogdanm 0:9b334a45a8ff 7310 #define FTM3_QDCTRL FTM_QDCTRL_REG(FTM3)
bogdanm 0:9b334a45a8ff 7311 #define FTM3_CONF FTM_CONF_REG(FTM3)
bogdanm 0:9b334a45a8ff 7312 #define FTM3_FLTPOL FTM_FLTPOL_REG(FTM3)
bogdanm 0:9b334a45a8ff 7313 #define FTM3_SYNCONF FTM_SYNCONF_REG(FTM3)
bogdanm 0:9b334a45a8ff 7314 #define FTM3_INVCTRL FTM_INVCTRL_REG(FTM3)
bogdanm 0:9b334a45a8ff 7315 #define FTM3_SWOCTRL FTM_SWOCTRL_REG(FTM3)
bogdanm 0:9b334a45a8ff 7316 #define FTM3_PWMLOAD FTM_PWMLOAD_REG(FTM3)
bogdanm 0:9b334a45a8ff 7317
bogdanm 0:9b334a45a8ff 7318 /* FTM - Register array accessors */
bogdanm 0:9b334a45a8ff 7319 #define FTM0_CnSC(index) FTM_CnSC_REG(FTM0,index)
bogdanm 0:9b334a45a8ff 7320 #define FTM1_CnSC(index) FTM_CnSC_REG(FTM1,index)
bogdanm 0:9b334a45a8ff 7321 #define FTM2_CnSC(index) FTM_CnSC_REG(FTM2,index)
bogdanm 0:9b334a45a8ff 7322 #define FTM3_CnSC(index) FTM_CnSC_REG(FTM3,index)
bogdanm 0:9b334a45a8ff 7323 #define FTM0_CnV(index) FTM_CnV_REG(FTM0,index)
bogdanm 0:9b334a45a8ff 7324 #define FTM1_CnV(index) FTM_CnV_REG(FTM1,index)
bogdanm 0:9b334a45a8ff 7325 #define FTM2_CnV(index) FTM_CnV_REG(FTM2,index)
bogdanm 0:9b334a45a8ff 7326 #define FTM3_CnV(index) FTM_CnV_REG(FTM3,index)
bogdanm 0:9b334a45a8ff 7327
bogdanm 0:9b334a45a8ff 7328 /*!
bogdanm 0:9b334a45a8ff 7329 * @}
bogdanm 0:9b334a45a8ff 7330 */ /* end of group FTM_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 7331
bogdanm 0:9b334a45a8ff 7332
bogdanm 0:9b334a45a8ff 7333 /*!
bogdanm 0:9b334a45a8ff 7334 * @}
bogdanm 0:9b334a45a8ff 7335 */ /* end of group FTM_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 7336
bogdanm 0:9b334a45a8ff 7337
bogdanm 0:9b334a45a8ff 7338 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7339 -- GPIO Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7340 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7341
bogdanm 0:9b334a45a8ff 7342 /*!
bogdanm 0:9b334a45a8ff 7343 * @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7344 * @{
bogdanm 0:9b334a45a8ff 7345 */
bogdanm 0:9b334a45a8ff 7346
bogdanm 0:9b334a45a8ff 7347 /** GPIO - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 7348 typedef struct {
bogdanm 0:9b334a45a8ff 7349 __IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 7350 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 7351 __O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 7352 __O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 7353 __I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 7354 __IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 7355 } GPIO_Type, *GPIO_MemMapPtr;
bogdanm 0:9b334a45a8ff 7356
bogdanm 0:9b334a45a8ff 7357 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7358 -- GPIO - Register accessor macros
bogdanm 0:9b334a45a8ff 7359 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7360
bogdanm 0:9b334a45a8ff 7361 /*!
bogdanm 0:9b334a45a8ff 7362 * @addtogroup GPIO_Register_Accessor_Macros GPIO - Register accessor macros
bogdanm 0:9b334a45a8ff 7363 * @{
bogdanm 0:9b334a45a8ff 7364 */
bogdanm 0:9b334a45a8ff 7365
bogdanm 0:9b334a45a8ff 7366
bogdanm 0:9b334a45a8ff 7367 /* GPIO - Register accessors */
bogdanm 0:9b334a45a8ff 7368 #define GPIO_PDOR_REG(base) ((base)->PDOR)
bogdanm 0:9b334a45a8ff 7369 #define GPIO_PSOR_REG(base) ((base)->PSOR)
bogdanm 0:9b334a45a8ff 7370 #define GPIO_PCOR_REG(base) ((base)->PCOR)
bogdanm 0:9b334a45a8ff 7371 #define GPIO_PTOR_REG(base) ((base)->PTOR)
bogdanm 0:9b334a45a8ff 7372 #define GPIO_PDIR_REG(base) ((base)->PDIR)
bogdanm 0:9b334a45a8ff 7373 #define GPIO_PDDR_REG(base) ((base)->PDDR)
bogdanm 0:9b334a45a8ff 7374
bogdanm 0:9b334a45a8ff 7375 /*!
bogdanm 0:9b334a45a8ff 7376 * @}
bogdanm 0:9b334a45a8ff 7377 */ /* end of group GPIO_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 7378
bogdanm 0:9b334a45a8ff 7379
bogdanm 0:9b334a45a8ff 7380 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7381 -- GPIO Register Masks
bogdanm 0:9b334a45a8ff 7382 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7383
bogdanm 0:9b334a45a8ff 7384 /*!
bogdanm 0:9b334a45a8ff 7385 * @addtogroup GPIO_Register_Masks GPIO Register Masks
bogdanm 0:9b334a45a8ff 7386 * @{
bogdanm 0:9b334a45a8ff 7387 */
bogdanm 0:9b334a45a8ff 7388
bogdanm 0:9b334a45a8ff 7389 /* PDOR Bit Fields */
bogdanm 0:9b334a45a8ff 7390 #define GPIO_PDOR_PDO_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 7391 #define GPIO_PDOR_PDO_SHIFT 0
bogdanm 0:9b334a45a8ff 7392 #define GPIO_PDOR_PDO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDOR_PDO_SHIFT))&GPIO_PDOR_PDO_MASK)
bogdanm 0:9b334a45a8ff 7393 /* PSOR Bit Fields */
bogdanm 0:9b334a45a8ff 7394 #define GPIO_PSOR_PTSO_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 7395 #define GPIO_PSOR_PTSO_SHIFT 0
bogdanm 0:9b334a45a8ff 7396 #define GPIO_PSOR_PTSO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PSOR_PTSO_SHIFT))&GPIO_PSOR_PTSO_MASK)
bogdanm 0:9b334a45a8ff 7397 /* PCOR Bit Fields */
bogdanm 0:9b334a45a8ff 7398 #define GPIO_PCOR_PTCO_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 7399 #define GPIO_PCOR_PTCO_SHIFT 0
bogdanm 0:9b334a45a8ff 7400 #define GPIO_PCOR_PTCO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PCOR_PTCO_SHIFT))&GPIO_PCOR_PTCO_MASK)
bogdanm 0:9b334a45a8ff 7401 /* PTOR Bit Fields */
bogdanm 0:9b334a45a8ff 7402 #define GPIO_PTOR_PTTO_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 7403 #define GPIO_PTOR_PTTO_SHIFT 0
bogdanm 0:9b334a45a8ff 7404 #define GPIO_PTOR_PTTO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PTOR_PTTO_SHIFT))&GPIO_PTOR_PTTO_MASK)
bogdanm 0:9b334a45a8ff 7405 /* PDIR Bit Fields */
bogdanm 0:9b334a45a8ff 7406 #define GPIO_PDIR_PDI_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 7407 #define GPIO_PDIR_PDI_SHIFT 0
bogdanm 0:9b334a45a8ff 7408 #define GPIO_PDIR_PDI(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDIR_PDI_SHIFT))&GPIO_PDIR_PDI_MASK)
bogdanm 0:9b334a45a8ff 7409 /* PDDR Bit Fields */
bogdanm 0:9b334a45a8ff 7410 #define GPIO_PDDR_PDD_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 7411 #define GPIO_PDDR_PDD_SHIFT 0
bogdanm 0:9b334a45a8ff 7412 #define GPIO_PDDR_PDD(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDDR_PDD_SHIFT))&GPIO_PDDR_PDD_MASK)
bogdanm 0:9b334a45a8ff 7413
bogdanm 0:9b334a45a8ff 7414 /*!
bogdanm 0:9b334a45a8ff 7415 * @}
bogdanm 0:9b334a45a8ff 7416 */ /* end of group GPIO_Register_Masks */
bogdanm 0:9b334a45a8ff 7417
bogdanm 0:9b334a45a8ff 7418
bogdanm 0:9b334a45a8ff 7419 /* GPIO - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 7420 /** Peripheral PTA base address */
bogdanm 0:9b334a45a8ff 7421 #define PTA_BASE (0x400FF000u)
bogdanm 0:9b334a45a8ff 7422 /** Peripheral PTA base pointer */
bogdanm 0:9b334a45a8ff 7423 #define PTA ((GPIO_Type *)PTA_BASE)
bogdanm 0:9b334a45a8ff 7424 #define PTA_BASE_PTR (PTA)
bogdanm 0:9b334a45a8ff 7425 /** Peripheral PTB base address */
bogdanm 0:9b334a45a8ff 7426 #define PTB_BASE (0x400FF040u)
bogdanm 0:9b334a45a8ff 7427 /** Peripheral PTB base pointer */
bogdanm 0:9b334a45a8ff 7428 #define PTB ((GPIO_Type *)PTB_BASE)
bogdanm 0:9b334a45a8ff 7429 #define PTB_BASE_PTR (PTB)
bogdanm 0:9b334a45a8ff 7430 /** Peripheral PTC base address */
bogdanm 0:9b334a45a8ff 7431 #define PTC_BASE (0x400FF080u)
bogdanm 0:9b334a45a8ff 7432 /** Peripheral PTC base pointer */
bogdanm 0:9b334a45a8ff 7433 #define PTC ((GPIO_Type *)PTC_BASE)
bogdanm 0:9b334a45a8ff 7434 #define PTC_BASE_PTR (PTC)
bogdanm 0:9b334a45a8ff 7435 /** Peripheral PTD base address */
bogdanm 0:9b334a45a8ff 7436 #define PTD_BASE (0x400FF0C0u)
bogdanm 0:9b334a45a8ff 7437 /** Peripheral PTD base pointer */
bogdanm 0:9b334a45a8ff 7438 #define PTD ((GPIO_Type *)PTD_BASE)
bogdanm 0:9b334a45a8ff 7439 #define PTD_BASE_PTR (PTD)
bogdanm 0:9b334a45a8ff 7440 /** Peripheral PTE base address */
bogdanm 0:9b334a45a8ff 7441 #define PTE_BASE (0x400FF100u)
bogdanm 0:9b334a45a8ff 7442 /** Peripheral PTE base pointer */
bogdanm 0:9b334a45a8ff 7443 #define PTE ((GPIO_Type *)PTE_BASE)
bogdanm 0:9b334a45a8ff 7444 #define PTE_BASE_PTR (PTE)
bogdanm 0:9b334a45a8ff 7445 /** Array initializer of GPIO peripheral base addresses */
bogdanm 0:9b334a45a8ff 7446 #define GPIO_BASE_ADDRS { PTA_BASE, PTB_BASE, PTC_BASE, PTD_BASE, PTE_BASE }
bogdanm 0:9b334a45a8ff 7447 /** Array initializer of GPIO peripheral base pointers */
bogdanm 0:9b334a45a8ff 7448 #define GPIO_BASE_PTRS { PTA, PTB, PTC, PTD, PTE }
bogdanm 0:9b334a45a8ff 7449
bogdanm 0:9b334a45a8ff 7450 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7451 -- GPIO - Register accessor macros
bogdanm 0:9b334a45a8ff 7452 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7453
bogdanm 0:9b334a45a8ff 7454 /*!
bogdanm 0:9b334a45a8ff 7455 * @addtogroup GPIO_Register_Accessor_Macros GPIO - Register accessor macros
bogdanm 0:9b334a45a8ff 7456 * @{
bogdanm 0:9b334a45a8ff 7457 */
bogdanm 0:9b334a45a8ff 7458
bogdanm 0:9b334a45a8ff 7459
bogdanm 0:9b334a45a8ff 7460 /* GPIO - Register instance definitions */
bogdanm 0:9b334a45a8ff 7461 /* PTA */
bogdanm 0:9b334a45a8ff 7462 #define GPIOA_PDOR GPIO_PDOR_REG(PTA)
bogdanm 0:9b334a45a8ff 7463 #define GPIOA_PSOR GPIO_PSOR_REG(PTA)
bogdanm 0:9b334a45a8ff 7464 #define GPIOA_PCOR GPIO_PCOR_REG(PTA)
bogdanm 0:9b334a45a8ff 7465 #define GPIOA_PTOR GPIO_PTOR_REG(PTA)
bogdanm 0:9b334a45a8ff 7466 #define GPIOA_PDIR GPIO_PDIR_REG(PTA)
bogdanm 0:9b334a45a8ff 7467 #define GPIOA_PDDR GPIO_PDDR_REG(PTA)
bogdanm 0:9b334a45a8ff 7468 /* PTB */
bogdanm 0:9b334a45a8ff 7469 #define GPIOB_PDOR GPIO_PDOR_REG(PTB)
bogdanm 0:9b334a45a8ff 7470 #define GPIOB_PSOR GPIO_PSOR_REG(PTB)
bogdanm 0:9b334a45a8ff 7471 #define GPIOB_PCOR GPIO_PCOR_REG(PTB)
bogdanm 0:9b334a45a8ff 7472 #define GPIOB_PTOR GPIO_PTOR_REG(PTB)
bogdanm 0:9b334a45a8ff 7473 #define GPIOB_PDIR GPIO_PDIR_REG(PTB)
bogdanm 0:9b334a45a8ff 7474 #define GPIOB_PDDR GPIO_PDDR_REG(PTB)
bogdanm 0:9b334a45a8ff 7475 /* PTC */
bogdanm 0:9b334a45a8ff 7476 #define GPIOC_PDOR GPIO_PDOR_REG(PTC)
bogdanm 0:9b334a45a8ff 7477 #define GPIOC_PSOR GPIO_PSOR_REG(PTC)
bogdanm 0:9b334a45a8ff 7478 #define GPIOC_PCOR GPIO_PCOR_REG(PTC)
bogdanm 0:9b334a45a8ff 7479 #define GPIOC_PTOR GPIO_PTOR_REG(PTC)
bogdanm 0:9b334a45a8ff 7480 #define GPIOC_PDIR GPIO_PDIR_REG(PTC)
bogdanm 0:9b334a45a8ff 7481 #define GPIOC_PDDR GPIO_PDDR_REG(PTC)
bogdanm 0:9b334a45a8ff 7482 /* PTD */
bogdanm 0:9b334a45a8ff 7483 #define GPIOD_PDOR GPIO_PDOR_REG(PTD)
bogdanm 0:9b334a45a8ff 7484 #define GPIOD_PSOR GPIO_PSOR_REG(PTD)
bogdanm 0:9b334a45a8ff 7485 #define GPIOD_PCOR GPIO_PCOR_REG(PTD)
bogdanm 0:9b334a45a8ff 7486 #define GPIOD_PTOR GPIO_PTOR_REG(PTD)
bogdanm 0:9b334a45a8ff 7487 #define GPIOD_PDIR GPIO_PDIR_REG(PTD)
bogdanm 0:9b334a45a8ff 7488 #define GPIOD_PDDR GPIO_PDDR_REG(PTD)
bogdanm 0:9b334a45a8ff 7489 /* PTE */
bogdanm 0:9b334a45a8ff 7490 #define GPIOE_PDOR GPIO_PDOR_REG(PTE)
bogdanm 0:9b334a45a8ff 7491 #define GPIOE_PSOR GPIO_PSOR_REG(PTE)
bogdanm 0:9b334a45a8ff 7492 #define GPIOE_PCOR GPIO_PCOR_REG(PTE)
bogdanm 0:9b334a45a8ff 7493 #define GPIOE_PTOR GPIO_PTOR_REG(PTE)
bogdanm 0:9b334a45a8ff 7494 #define GPIOE_PDIR GPIO_PDIR_REG(PTE)
bogdanm 0:9b334a45a8ff 7495 #define GPIOE_PDDR GPIO_PDDR_REG(PTE)
bogdanm 0:9b334a45a8ff 7496
bogdanm 0:9b334a45a8ff 7497 /*!
bogdanm 0:9b334a45a8ff 7498 * @}
bogdanm 0:9b334a45a8ff 7499 */ /* end of group GPIO_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 7500
bogdanm 0:9b334a45a8ff 7501
bogdanm 0:9b334a45a8ff 7502 /*!
bogdanm 0:9b334a45a8ff 7503 * @}
bogdanm 0:9b334a45a8ff 7504 */ /* end of group GPIO_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 7505
bogdanm 0:9b334a45a8ff 7506
bogdanm 0:9b334a45a8ff 7507 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7508 -- I2C Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7509 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7510
bogdanm 0:9b334a45a8ff 7511 /*!
bogdanm 0:9b334a45a8ff 7512 * @addtogroup I2C_Peripheral_Access_Layer I2C Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7513 * @{
bogdanm 0:9b334a45a8ff 7514 */
bogdanm 0:9b334a45a8ff 7515
bogdanm 0:9b334a45a8ff 7516 /** I2C - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 7517 typedef struct {
bogdanm 0:9b334a45a8ff 7518 __IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
bogdanm 0:9b334a45a8ff 7519 __IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 7520 __IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
bogdanm 0:9b334a45a8ff 7521 __IO uint8_t S; /**< I2C Status register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 7522 __IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 7523 __IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
bogdanm 0:9b334a45a8ff 7524 __IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter register, offset: 0x6 */
bogdanm 0:9b334a45a8ff 7525 __IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
bogdanm 0:9b334a45a8ff 7526 __IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 7527 __IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
bogdanm 0:9b334a45a8ff 7528 __IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
bogdanm 0:9b334a45a8ff 7529 __IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
bogdanm 0:9b334a45a8ff 7530 } I2C_Type, *I2C_MemMapPtr;
bogdanm 0:9b334a45a8ff 7531
bogdanm 0:9b334a45a8ff 7532 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7533 -- I2C - Register accessor macros
bogdanm 0:9b334a45a8ff 7534 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7535
bogdanm 0:9b334a45a8ff 7536 /*!
bogdanm 0:9b334a45a8ff 7537 * @addtogroup I2C_Register_Accessor_Macros I2C - Register accessor macros
bogdanm 0:9b334a45a8ff 7538 * @{
bogdanm 0:9b334a45a8ff 7539 */
bogdanm 0:9b334a45a8ff 7540
bogdanm 0:9b334a45a8ff 7541
bogdanm 0:9b334a45a8ff 7542 /* I2C - Register accessors */
bogdanm 0:9b334a45a8ff 7543 #define I2C_A1_REG(base) ((base)->A1)
bogdanm 0:9b334a45a8ff 7544 #define I2C_F_REG(base) ((base)->F)
bogdanm 0:9b334a45a8ff 7545 #define I2C_C1_REG(base) ((base)->C1)
bogdanm 0:9b334a45a8ff 7546 #define I2C_S_REG(base) ((base)->S)
bogdanm 0:9b334a45a8ff 7547 #define I2C_D_REG(base) ((base)->D)
bogdanm 0:9b334a45a8ff 7548 #define I2C_C2_REG(base) ((base)->C2)
bogdanm 0:9b334a45a8ff 7549 #define I2C_FLT_REG(base) ((base)->FLT)
bogdanm 0:9b334a45a8ff 7550 #define I2C_RA_REG(base) ((base)->RA)
bogdanm 0:9b334a45a8ff 7551 #define I2C_SMB_REG(base) ((base)->SMB)
bogdanm 0:9b334a45a8ff 7552 #define I2C_A2_REG(base) ((base)->A2)
bogdanm 0:9b334a45a8ff 7553 #define I2C_SLTH_REG(base) ((base)->SLTH)
bogdanm 0:9b334a45a8ff 7554 #define I2C_SLTL_REG(base) ((base)->SLTL)
bogdanm 0:9b334a45a8ff 7555
bogdanm 0:9b334a45a8ff 7556 /*!
bogdanm 0:9b334a45a8ff 7557 * @}
bogdanm 0:9b334a45a8ff 7558 */ /* end of group I2C_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 7559
bogdanm 0:9b334a45a8ff 7560
bogdanm 0:9b334a45a8ff 7561 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7562 -- I2C Register Masks
bogdanm 0:9b334a45a8ff 7563 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7564
bogdanm 0:9b334a45a8ff 7565 /*!
bogdanm 0:9b334a45a8ff 7566 * @addtogroup I2C_Register_Masks I2C Register Masks
bogdanm 0:9b334a45a8ff 7567 * @{
bogdanm 0:9b334a45a8ff 7568 */
bogdanm 0:9b334a45a8ff 7569
bogdanm 0:9b334a45a8ff 7570 /* A1 Bit Fields */
bogdanm 0:9b334a45a8ff 7571 #define I2C_A1_AD_MASK 0xFEu
bogdanm 0:9b334a45a8ff 7572 #define I2C_A1_AD_SHIFT 1
bogdanm 0:9b334a45a8ff 7573 #define I2C_A1_AD(x) (((uint8_t)(((uint8_t)(x))<<I2C_A1_AD_SHIFT))&I2C_A1_AD_MASK)
bogdanm 0:9b334a45a8ff 7574 /* F Bit Fields */
bogdanm 0:9b334a45a8ff 7575 #define I2C_F_ICR_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 7576 #define I2C_F_ICR_SHIFT 0
bogdanm 0:9b334a45a8ff 7577 #define I2C_F_ICR(x) (((uint8_t)(((uint8_t)(x))<<I2C_F_ICR_SHIFT))&I2C_F_ICR_MASK)
bogdanm 0:9b334a45a8ff 7578 #define I2C_F_MULT_MASK 0xC0u
bogdanm 0:9b334a45a8ff 7579 #define I2C_F_MULT_SHIFT 6
bogdanm 0:9b334a45a8ff 7580 #define I2C_F_MULT(x) (((uint8_t)(((uint8_t)(x))<<I2C_F_MULT_SHIFT))&I2C_F_MULT_MASK)
bogdanm 0:9b334a45a8ff 7581 /* C1 Bit Fields */
bogdanm 0:9b334a45a8ff 7582 #define I2C_C1_DMAEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 7583 #define I2C_C1_DMAEN_SHIFT 0
bogdanm 0:9b334a45a8ff 7584 #define I2C_C1_WUEN_MASK 0x2u
bogdanm 0:9b334a45a8ff 7585 #define I2C_C1_WUEN_SHIFT 1
bogdanm 0:9b334a45a8ff 7586 #define I2C_C1_RSTA_MASK 0x4u
bogdanm 0:9b334a45a8ff 7587 #define I2C_C1_RSTA_SHIFT 2
bogdanm 0:9b334a45a8ff 7588 #define I2C_C1_TXAK_MASK 0x8u
bogdanm 0:9b334a45a8ff 7589 #define I2C_C1_TXAK_SHIFT 3
bogdanm 0:9b334a45a8ff 7590 #define I2C_C1_TX_MASK 0x10u
bogdanm 0:9b334a45a8ff 7591 #define I2C_C1_TX_SHIFT 4
bogdanm 0:9b334a45a8ff 7592 #define I2C_C1_MST_MASK 0x20u
bogdanm 0:9b334a45a8ff 7593 #define I2C_C1_MST_SHIFT 5
bogdanm 0:9b334a45a8ff 7594 #define I2C_C1_IICIE_MASK 0x40u
bogdanm 0:9b334a45a8ff 7595 #define I2C_C1_IICIE_SHIFT 6
bogdanm 0:9b334a45a8ff 7596 #define I2C_C1_IICEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 7597 #define I2C_C1_IICEN_SHIFT 7
bogdanm 0:9b334a45a8ff 7598 /* S Bit Fields */
bogdanm 0:9b334a45a8ff 7599 #define I2C_S_RXAK_MASK 0x1u
bogdanm 0:9b334a45a8ff 7600 #define I2C_S_RXAK_SHIFT 0
bogdanm 0:9b334a45a8ff 7601 #define I2C_S_IICIF_MASK 0x2u
bogdanm 0:9b334a45a8ff 7602 #define I2C_S_IICIF_SHIFT 1
bogdanm 0:9b334a45a8ff 7603 #define I2C_S_SRW_MASK 0x4u
bogdanm 0:9b334a45a8ff 7604 #define I2C_S_SRW_SHIFT 2
bogdanm 0:9b334a45a8ff 7605 #define I2C_S_RAM_MASK 0x8u
bogdanm 0:9b334a45a8ff 7606 #define I2C_S_RAM_SHIFT 3
bogdanm 0:9b334a45a8ff 7607 #define I2C_S_ARBL_MASK 0x10u
bogdanm 0:9b334a45a8ff 7608 #define I2C_S_ARBL_SHIFT 4
bogdanm 0:9b334a45a8ff 7609 #define I2C_S_BUSY_MASK 0x20u
bogdanm 0:9b334a45a8ff 7610 #define I2C_S_BUSY_SHIFT 5
bogdanm 0:9b334a45a8ff 7611 #define I2C_S_IAAS_MASK 0x40u
bogdanm 0:9b334a45a8ff 7612 #define I2C_S_IAAS_SHIFT 6
bogdanm 0:9b334a45a8ff 7613 #define I2C_S_TCF_MASK 0x80u
bogdanm 0:9b334a45a8ff 7614 #define I2C_S_TCF_SHIFT 7
bogdanm 0:9b334a45a8ff 7615 /* D Bit Fields */
bogdanm 0:9b334a45a8ff 7616 #define I2C_D_DATA_MASK 0xFFu
bogdanm 0:9b334a45a8ff 7617 #define I2C_D_DATA_SHIFT 0
bogdanm 0:9b334a45a8ff 7618 #define I2C_D_DATA(x) (((uint8_t)(((uint8_t)(x))<<I2C_D_DATA_SHIFT))&I2C_D_DATA_MASK)
bogdanm 0:9b334a45a8ff 7619 /* C2 Bit Fields */
bogdanm 0:9b334a45a8ff 7620 #define I2C_C2_AD_MASK 0x7u
bogdanm 0:9b334a45a8ff 7621 #define I2C_C2_AD_SHIFT 0
bogdanm 0:9b334a45a8ff 7622 #define I2C_C2_AD(x) (((uint8_t)(((uint8_t)(x))<<I2C_C2_AD_SHIFT))&I2C_C2_AD_MASK)
bogdanm 0:9b334a45a8ff 7623 #define I2C_C2_RMEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 7624 #define I2C_C2_RMEN_SHIFT 3
bogdanm 0:9b334a45a8ff 7625 #define I2C_C2_SBRC_MASK 0x10u
bogdanm 0:9b334a45a8ff 7626 #define I2C_C2_SBRC_SHIFT 4
bogdanm 0:9b334a45a8ff 7627 #define I2C_C2_HDRS_MASK 0x20u
bogdanm 0:9b334a45a8ff 7628 #define I2C_C2_HDRS_SHIFT 5
bogdanm 0:9b334a45a8ff 7629 #define I2C_C2_ADEXT_MASK 0x40u
bogdanm 0:9b334a45a8ff 7630 #define I2C_C2_ADEXT_SHIFT 6
bogdanm 0:9b334a45a8ff 7631 #define I2C_C2_GCAEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 7632 #define I2C_C2_GCAEN_SHIFT 7
bogdanm 0:9b334a45a8ff 7633 /* FLT Bit Fields */
bogdanm 0:9b334a45a8ff 7634 #define I2C_FLT_FLT_MASK 0xFu
bogdanm 0:9b334a45a8ff 7635 #define I2C_FLT_FLT_SHIFT 0
bogdanm 0:9b334a45a8ff 7636 #define I2C_FLT_FLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_FLT_FLT_SHIFT))&I2C_FLT_FLT_MASK)
bogdanm 0:9b334a45a8ff 7637 #define I2C_FLT_STARTF_MASK 0x10u
bogdanm 0:9b334a45a8ff 7638 #define I2C_FLT_STARTF_SHIFT 4
bogdanm 0:9b334a45a8ff 7639 #define I2C_FLT_SSIE_MASK 0x20u
bogdanm 0:9b334a45a8ff 7640 #define I2C_FLT_SSIE_SHIFT 5
bogdanm 0:9b334a45a8ff 7641 #define I2C_FLT_STOPF_MASK 0x40u
bogdanm 0:9b334a45a8ff 7642 #define I2C_FLT_STOPF_SHIFT 6
bogdanm 0:9b334a45a8ff 7643 #define I2C_FLT_SHEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 7644 #define I2C_FLT_SHEN_SHIFT 7
bogdanm 0:9b334a45a8ff 7645 /* RA Bit Fields */
bogdanm 0:9b334a45a8ff 7646 #define I2C_RA_RAD_MASK 0xFEu
bogdanm 0:9b334a45a8ff 7647 #define I2C_RA_RAD_SHIFT 1
bogdanm 0:9b334a45a8ff 7648 #define I2C_RA_RAD(x) (((uint8_t)(((uint8_t)(x))<<I2C_RA_RAD_SHIFT))&I2C_RA_RAD_MASK)
bogdanm 0:9b334a45a8ff 7649 /* SMB Bit Fields */
bogdanm 0:9b334a45a8ff 7650 #define I2C_SMB_SHTF2IE_MASK 0x1u
bogdanm 0:9b334a45a8ff 7651 #define I2C_SMB_SHTF2IE_SHIFT 0
bogdanm 0:9b334a45a8ff 7652 #define I2C_SMB_SHTF2_MASK 0x2u
bogdanm 0:9b334a45a8ff 7653 #define I2C_SMB_SHTF2_SHIFT 1
bogdanm 0:9b334a45a8ff 7654 #define I2C_SMB_SHTF1_MASK 0x4u
bogdanm 0:9b334a45a8ff 7655 #define I2C_SMB_SHTF1_SHIFT 2
bogdanm 0:9b334a45a8ff 7656 #define I2C_SMB_SLTF_MASK 0x8u
bogdanm 0:9b334a45a8ff 7657 #define I2C_SMB_SLTF_SHIFT 3
bogdanm 0:9b334a45a8ff 7658 #define I2C_SMB_TCKSEL_MASK 0x10u
bogdanm 0:9b334a45a8ff 7659 #define I2C_SMB_TCKSEL_SHIFT 4
bogdanm 0:9b334a45a8ff 7660 #define I2C_SMB_SIICAEN_MASK 0x20u
bogdanm 0:9b334a45a8ff 7661 #define I2C_SMB_SIICAEN_SHIFT 5
bogdanm 0:9b334a45a8ff 7662 #define I2C_SMB_ALERTEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 7663 #define I2C_SMB_ALERTEN_SHIFT 6
bogdanm 0:9b334a45a8ff 7664 #define I2C_SMB_FACK_MASK 0x80u
bogdanm 0:9b334a45a8ff 7665 #define I2C_SMB_FACK_SHIFT 7
bogdanm 0:9b334a45a8ff 7666 /* A2 Bit Fields */
bogdanm 0:9b334a45a8ff 7667 #define I2C_A2_SAD_MASK 0xFEu
bogdanm 0:9b334a45a8ff 7668 #define I2C_A2_SAD_SHIFT 1
bogdanm 0:9b334a45a8ff 7669 #define I2C_A2_SAD(x) (((uint8_t)(((uint8_t)(x))<<I2C_A2_SAD_SHIFT))&I2C_A2_SAD_MASK)
bogdanm 0:9b334a45a8ff 7670 /* SLTH Bit Fields */
bogdanm 0:9b334a45a8ff 7671 #define I2C_SLTH_SSLT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 7672 #define I2C_SLTH_SSLT_SHIFT 0
bogdanm 0:9b334a45a8ff 7673 #define I2C_SLTH_SSLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_SLTH_SSLT_SHIFT))&I2C_SLTH_SSLT_MASK)
bogdanm 0:9b334a45a8ff 7674 /* SLTL Bit Fields */
bogdanm 0:9b334a45a8ff 7675 #define I2C_SLTL_SSLT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 7676 #define I2C_SLTL_SSLT_SHIFT 0
bogdanm 0:9b334a45a8ff 7677 #define I2C_SLTL_SSLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_SLTL_SSLT_SHIFT))&I2C_SLTL_SSLT_MASK)
bogdanm 0:9b334a45a8ff 7678
bogdanm 0:9b334a45a8ff 7679 /*!
bogdanm 0:9b334a45a8ff 7680 * @}
bogdanm 0:9b334a45a8ff 7681 */ /* end of group I2C_Register_Masks */
bogdanm 0:9b334a45a8ff 7682
bogdanm 0:9b334a45a8ff 7683
bogdanm 0:9b334a45a8ff 7684 /* I2C - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 7685 /** Peripheral I2C0 base address */
bogdanm 0:9b334a45a8ff 7686 #define I2C0_BASE (0x40066000u)
bogdanm 0:9b334a45a8ff 7687 /** Peripheral I2C0 base pointer */
bogdanm 0:9b334a45a8ff 7688 #define I2C0 ((I2C_Type *)I2C0_BASE)
bogdanm 0:9b334a45a8ff 7689 #define I2C0_BASE_PTR (I2C0)
bogdanm 0:9b334a45a8ff 7690 /** Peripheral I2C1 base address */
bogdanm 0:9b334a45a8ff 7691 #define I2C1_BASE (0x40067000u)
bogdanm 0:9b334a45a8ff 7692 /** Peripheral I2C1 base pointer */
bogdanm 0:9b334a45a8ff 7693 #define I2C1 ((I2C_Type *)I2C1_BASE)
bogdanm 0:9b334a45a8ff 7694 #define I2C1_BASE_PTR (I2C1)
bogdanm 0:9b334a45a8ff 7695 /** Peripheral I2C2 base address */
bogdanm 0:9b334a45a8ff 7696 #define I2C2_BASE (0x400E6000u)
bogdanm 0:9b334a45a8ff 7697 /** Peripheral I2C2 base pointer */
bogdanm 0:9b334a45a8ff 7698 #define I2C2 ((I2C_Type *)I2C2_BASE)
bogdanm 0:9b334a45a8ff 7699 #define I2C2_BASE_PTR (I2C2)
bogdanm 0:9b334a45a8ff 7700 /** Array initializer of I2C peripheral base addresses */
bogdanm 0:9b334a45a8ff 7701 #define I2C_BASE_ADDRS { I2C0_BASE, I2C1_BASE, I2C2_BASE }
bogdanm 0:9b334a45a8ff 7702 /** Array initializer of I2C peripheral base pointers */
bogdanm 0:9b334a45a8ff 7703 #define I2C_BASE_PTRS { I2C0, I2C1, I2C2 }
bogdanm 0:9b334a45a8ff 7704 /** Interrupt vectors for the I2C peripheral type */
bogdanm 0:9b334a45a8ff 7705 #define I2C_IRQS { I2C0_IRQn, I2C1_IRQn, I2C2_IRQn }
bogdanm 0:9b334a45a8ff 7706
bogdanm 0:9b334a45a8ff 7707 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7708 -- I2C - Register accessor macros
bogdanm 0:9b334a45a8ff 7709 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7710
bogdanm 0:9b334a45a8ff 7711 /*!
bogdanm 0:9b334a45a8ff 7712 * @addtogroup I2C_Register_Accessor_Macros I2C - Register accessor macros
bogdanm 0:9b334a45a8ff 7713 * @{
bogdanm 0:9b334a45a8ff 7714 */
bogdanm 0:9b334a45a8ff 7715
bogdanm 0:9b334a45a8ff 7716
bogdanm 0:9b334a45a8ff 7717 /* I2C - Register instance definitions */
bogdanm 0:9b334a45a8ff 7718 /* I2C0 */
bogdanm 0:9b334a45a8ff 7719 #define I2C0_A1 I2C_A1_REG(I2C0)
bogdanm 0:9b334a45a8ff 7720 #define I2C0_F I2C_F_REG(I2C0)
bogdanm 0:9b334a45a8ff 7721 #define I2C0_C1 I2C_C1_REG(I2C0)
bogdanm 0:9b334a45a8ff 7722 #define I2C0_S I2C_S_REG(I2C0)
bogdanm 0:9b334a45a8ff 7723 #define I2C0_D I2C_D_REG(I2C0)
bogdanm 0:9b334a45a8ff 7724 #define I2C0_C2 I2C_C2_REG(I2C0)
bogdanm 0:9b334a45a8ff 7725 #define I2C0_FLT I2C_FLT_REG(I2C0)
bogdanm 0:9b334a45a8ff 7726 #define I2C0_RA I2C_RA_REG(I2C0)
bogdanm 0:9b334a45a8ff 7727 #define I2C0_SMB I2C_SMB_REG(I2C0)
bogdanm 0:9b334a45a8ff 7728 #define I2C0_A2 I2C_A2_REG(I2C0)
bogdanm 0:9b334a45a8ff 7729 #define I2C0_SLTH I2C_SLTH_REG(I2C0)
bogdanm 0:9b334a45a8ff 7730 #define I2C0_SLTL I2C_SLTL_REG(I2C0)
bogdanm 0:9b334a45a8ff 7731 /* I2C1 */
bogdanm 0:9b334a45a8ff 7732 #define I2C1_A1 I2C_A1_REG(I2C1)
bogdanm 0:9b334a45a8ff 7733 #define I2C1_F I2C_F_REG(I2C1)
bogdanm 0:9b334a45a8ff 7734 #define I2C1_C1 I2C_C1_REG(I2C1)
bogdanm 0:9b334a45a8ff 7735 #define I2C1_S I2C_S_REG(I2C1)
bogdanm 0:9b334a45a8ff 7736 #define I2C1_D I2C_D_REG(I2C1)
bogdanm 0:9b334a45a8ff 7737 #define I2C1_C2 I2C_C2_REG(I2C1)
bogdanm 0:9b334a45a8ff 7738 #define I2C1_FLT I2C_FLT_REG(I2C1)
bogdanm 0:9b334a45a8ff 7739 #define I2C1_RA I2C_RA_REG(I2C1)
bogdanm 0:9b334a45a8ff 7740 #define I2C1_SMB I2C_SMB_REG(I2C1)
bogdanm 0:9b334a45a8ff 7741 #define I2C1_A2 I2C_A2_REG(I2C1)
bogdanm 0:9b334a45a8ff 7742 #define I2C1_SLTH I2C_SLTH_REG(I2C1)
bogdanm 0:9b334a45a8ff 7743 #define I2C1_SLTL I2C_SLTL_REG(I2C1)
bogdanm 0:9b334a45a8ff 7744 /* I2C2 */
bogdanm 0:9b334a45a8ff 7745 #define I2C2_A1 I2C_A1_REG(I2C2)
bogdanm 0:9b334a45a8ff 7746 #define I2C2_F I2C_F_REG(I2C2)
bogdanm 0:9b334a45a8ff 7747 #define I2C2_C1 I2C_C1_REG(I2C2)
bogdanm 0:9b334a45a8ff 7748 #define I2C2_S I2C_S_REG(I2C2)
bogdanm 0:9b334a45a8ff 7749 #define I2C2_D I2C_D_REG(I2C2)
bogdanm 0:9b334a45a8ff 7750 #define I2C2_C2 I2C_C2_REG(I2C2)
bogdanm 0:9b334a45a8ff 7751 #define I2C2_FLT I2C_FLT_REG(I2C2)
bogdanm 0:9b334a45a8ff 7752 #define I2C2_RA I2C_RA_REG(I2C2)
bogdanm 0:9b334a45a8ff 7753 #define I2C2_SMB I2C_SMB_REG(I2C2)
bogdanm 0:9b334a45a8ff 7754 #define I2C2_A2 I2C_A2_REG(I2C2)
bogdanm 0:9b334a45a8ff 7755 #define I2C2_SLTH I2C_SLTH_REG(I2C2)
bogdanm 0:9b334a45a8ff 7756 #define I2C2_SLTL I2C_SLTL_REG(I2C2)
bogdanm 0:9b334a45a8ff 7757
bogdanm 0:9b334a45a8ff 7758 /*!
bogdanm 0:9b334a45a8ff 7759 * @}
bogdanm 0:9b334a45a8ff 7760 */ /* end of group I2C_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 7761
bogdanm 0:9b334a45a8ff 7762
bogdanm 0:9b334a45a8ff 7763 /*!
bogdanm 0:9b334a45a8ff 7764 * @}
bogdanm 0:9b334a45a8ff 7765 */ /* end of group I2C_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 7766
bogdanm 0:9b334a45a8ff 7767
bogdanm 0:9b334a45a8ff 7768 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7769 -- I2S Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7770 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7771
bogdanm 0:9b334a45a8ff 7772 /*!
bogdanm 0:9b334a45a8ff 7773 * @addtogroup I2S_Peripheral_Access_Layer I2S Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7774 * @{
bogdanm 0:9b334a45a8ff 7775 */
bogdanm 0:9b334a45a8ff 7776
bogdanm 0:9b334a45a8ff 7777 /** I2S - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 7778 typedef struct {
bogdanm 0:9b334a45a8ff 7779 __IO uint32_t TCSR; /**< SAI Transmit Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 7780 __IO uint32_t TCR1; /**< SAI Transmit Configuration 1 Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 7781 __IO uint32_t TCR2; /**< SAI Transmit Configuration 2 Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 7782 __IO uint32_t TCR3; /**< SAI Transmit Configuration 3 Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 7783 __IO uint32_t TCR4; /**< SAI Transmit Configuration 4 Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 7784 __IO uint32_t TCR5; /**< SAI Transmit Configuration 5 Register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 7785 uint8_t RESERVED_0[8];
bogdanm 0:9b334a45a8ff 7786 __O uint32_t TDR[2]; /**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */
bogdanm 0:9b334a45a8ff 7787 uint8_t RESERVED_1[24];
bogdanm 0:9b334a45a8ff 7788 __I uint32_t TFR[2]; /**< SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 */
bogdanm 0:9b334a45a8ff 7789 uint8_t RESERVED_2[24];
bogdanm 0:9b334a45a8ff 7790 __IO uint32_t TMR; /**< SAI Transmit Mask Register, offset: 0x60 */
bogdanm 0:9b334a45a8ff 7791 uint8_t RESERVED_3[28];
bogdanm 0:9b334a45a8ff 7792 __IO uint32_t RCSR; /**< SAI Receive Control Register, offset: 0x80 */
bogdanm 0:9b334a45a8ff 7793 __IO uint32_t RCR1; /**< SAI Receive Configuration 1 Register, offset: 0x84 */
bogdanm 0:9b334a45a8ff 7794 __IO uint32_t RCR2; /**< SAI Receive Configuration 2 Register, offset: 0x88 */
bogdanm 0:9b334a45a8ff 7795 __IO uint32_t RCR3; /**< SAI Receive Configuration 3 Register, offset: 0x8C */
bogdanm 0:9b334a45a8ff 7796 __IO uint32_t RCR4; /**< SAI Receive Configuration 4 Register, offset: 0x90 */
bogdanm 0:9b334a45a8ff 7797 __IO uint32_t RCR5; /**< SAI Receive Configuration 5 Register, offset: 0x94 */
bogdanm 0:9b334a45a8ff 7798 uint8_t RESERVED_4[8];
bogdanm 0:9b334a45a8ff 7799 __I uint32_t RDR[2]; /**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 7800 uint8_t RESERVED_5[24];
bogdanm 0:9b334a45a8ff 7801 __I uint32_t RFR[2]; /**< SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 7802 uint8_t RESERVED_6[24];
bogdanm 0:9b334a45a8ff 7803 __IO uint32_t RMR; /**< SAI Receive Mask Register, offset: 0xE0 */
bogdanm 0:9b334a45a8ff 7804 uint8_t RESERVED_7[28];
bogdanm 0:9b334a45a8ff 7805 __IO uint32_t MCR; /**< SAI MCLK Control Register, offset: 0x100 */
bogdanm 0:9b334a45a8ff 7806 __IO uint32_t MDR; /**< SAI MCLK Divide Register, offset: 0x104 */
bogdanm 0:9b334a45a8ff 7807 } I2S_Type, *I2S_MemMapPtr;
bogdanm 0:9b334a45a8ff 7808
bogdanm 0:9b334a45a8ff 7809 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7810 -- I2S - Register accessor macros
bogdanm 0:9b334a45a8ff 7811 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7812
bogdanm 0:9b334a45a8ff 7813 /*!
bogdanm 0:9b334a45a8ff 7814 * @addtogroup I2S_Register_Accessor_Macros I2S - Register accessor macros
bogdanm 0:9b334a45a8ff 7815 * @{
bogdanm 0:9b334a45a8ff 7816 */
bogdanm 0:9b334a45a8ff 7817
bogdanm 0:9b334a45a8ff 7818
bogdanm 0:9b334a45a8ff 7819 /* I2S - Register accessors */
bogdanm 0:9b334a45a8ff 7820 #define I2S_TCSR_REG(base) ((base)->TCSR)
bogdanm 0:9b334a45a8ff 7821 #define I2S_TCR1_REG(base) ((base)->TCR1)
bogdanm 0:9b334a45a8ff 7822 #define I2S_TCR2_REG(base) ((base)->TCR2)
bogdanm 0:9b334a45a8ff 7823 #define I2S_TCR3_REG(base) ((base)->TCR3)
bogdanm 0:9b334a45a8ff 7824 #define I2S_TCR4_REG(base) ((base)->TCR4)
bogdanm 0:9b334a45a8ff 7825 #define I2S_TCR5_REG(base) ((base)->TCR5)
bogdanm 0:9b334a45a8ff 7826 #define I2S_TDR_REG(base,index) ((base)->TDR[index])
bogdanm 0:9b334a45a8ff 7827 #define I2S_TFR_REG(base,index) ((base)->TFR[index])
bogdanm 0:9b334a45a8ff 7828 #define I2S_TMR_REG(base) ((base)->TMR)
bogdanm 0:9b334a45a8ff 7829 #define I2S_RCSR_REG(base) ((base)->RCSR)
bogdanm 0:9b334a45a8ff 7830 #define I2S_RCR1_REG(base) ((base)->RCR1)
bogdanm 0:9b334a45a8ff 7831 #define I2S_RCR2_REG(base) ((base)->RCR2)
bogdanm 0:9b334a45a8ff 7832 #define I2S_RCR3_REG(base) ((base)->RCR3)
bogdanm 0:9b334a45a8ff 7833 #define I2S_RCR4_REG(base) ((base)->RCR4)
bogdanm 0:9b334a45a8ff 7834 #define I2S_RCR5_REG(base) ((base)->RCR5)
bogdanm 0:9b334a45a8ff 7835 #define I2S_RDR_REG(base,index) ((base)->RDR[index])
bogdanm 0:9b334a45a8ff 7836 #define I2S_RFR_REG(base,index) ((base)->RFR[index])
bogdanm 0:9b334a45a8ff 7837 #define I2S_RMR_REG(base) ((base)->RMR)
bogdanm 0:9b334a45a8ff 7838 #define I2S_MCR_REG(base) ((base)->MCR)
bogdanm 0:9b334a45a8ff 7839 #define I2S_MDR_REG(base) ((base)->MDR)
bogdanm 0:9b334a45a8ff 7840
bogdanm 0:9b334a45a8ff 7841 /*!
bogdanm 0:9b334a45a8ff 7842 * @}
bogdanm 0:9b334a45a8ff 7843 */ /* end of group I2S_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 7844
bogdanm 0:9b334a45a8ff 7845
bogdanm 0:9b334a45a8ff 7846 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7847 -- I2S Register Masks
bogdanm 0:9b334a45a8ff 7848 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7849
bogdanm 0:9b334a45a8ff 7850 /*!
bogdanm 0:9b334a45a8ff 7851 * @addtogroup I2S_Register_Masks I2S Register Masks
bogdanm 0:9b334a45a8ff 7852 * @{
bogdanm 0:9b334a45a8ff 7853 */
bogdanm 0:9b334a45a8ff 7854
bogdanm 0:9b334a45a8ff 7855 /* TCSR Bit Fields */
bogdanm 0:9b334a45a8ff 7856 #define I2S_TCSR_FRDE_MASK 0x1u
bogdanm 0:9b334a45a8ff 7857 #define I2S_TCSR_FRDE_SHIFT 0
bogdanm 0:9b334a45a8ff 7858 #define I2S_TCSR_FWDE_MASK 0x2u
bogdanm 0:9b334a45a8ff 7859 #define I2S_TCSR_FWDE_SHIFT 1
bogdanm 0:9b334a45a8ff 7860 #define I2S_TCSR_FRIE_MASK 0x100u
bogdanm 0:9b334a45a8ff 7861 #define I2S_TCSR_FRIE_SHIFT 8
bogdanm 0:9b334a45a8ff 7862 #define I2S_TCSR_FWIE_MASK 0x200u
bogdanm 0:9b334a45a8ff 7863 #define I2S_TCSR_FWIE_SHIFT 9
bogdanm 0:9b334a45a8ff 7864 #define I2S_TCSR_FEIE_MASK 0x400u
bogdanm 0:9b334a45a8ff 7865 #define I2S_TCSR_FEIE_SHIFT 10
bogdanm 0:9b334a45a8ff 7866 #define I2S_TCSR_SEIE_MASK 0x800u
bogdanm 0:9b334a45a8ff 7867 #define I2S_TCSR_SEIE_SHIFT 11
bogdanm 0:9b334a45a8ff 7868 #define I2S_TCSR_WSIE_MASK 0x1000u
bogdanm 0:9b334a45a8ff 7869 #define I2S_TCSR_WSIE_SHIFT 12
bogdanm 0:9b334a45a8ff 7870 #define I2S_TCSR_FRF_MASK 0x10000u
bogdanm 0:9b334a45a8ff 7871 #define I2S_TCSR_FRF_SHIFT 16
bogdanm 0:9b334a45a8ff 7872 #define I2S_TCSR_FWF_MASK 0x20000u
bogdanm 0:9b334a45a8ff 7873 #define I2S_TCSR_FWF_SHIFT 17
bogdanm 0:9b334a45a8ff 7874 #define I2S_TCSR_FEF_MASK 0x40000u
bogdanm 0:9b334a45a8ff 7875 #define I2S_TCSR_FEF_SHIFT 18
bogdanm 0:9b334a45a8ff 7876 #define I2S_TCSR_SEF_MASK 0x80000u
bogdanm 0:9b334a45a8ff 7877 #define I2S_TCSR_SEF_SHIFT 19
bogdanm 0:9b334a45a8ff 7878 #define I2S_TCSR_WSF_MASK 0x100000u
bogdanm 0:9b334a45a8ff 7879 #define I2S_TCSR_WSF_SHIFT 20
bogdanm 0:9b334a45a8ff 7880 #define I2S_TCSR_SR_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 7881 #define I2S_TCSR_SR_SHIFT 24
bogdanm 0:9b334a45a8ff 7882 #define I2S_TCSR_FR_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 7883 #define I2S_TCSR_FR_SHIFT 25
bogdanm 0:9b334a45a8ff 7884 #define I2S_TCSR_BCE_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 7885 #define I2S_TCSR_BCE_SHIFT 28
bogdanm 0:9b334a45a8ff 7886 #define I2S_TCSR_DBGE_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 7887 #define I2S_TCSR_DBGE_SHIFT 29
bogdanm 0:9b334a45a8ff 7888 #define I2S_TCSR_STOPE_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 7889 #define I2S_TCSR_STOPE_SHIFT 30
bogdanm 0:9b334a45a8ff 7890 #define I2S_TCSR_TE_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 7891 #define I2S_TCSR_TE_SHIFT 31
bogdanm 0:9b334a45a8ff 7892 /* TCR1 Bit Fields */
bogdanm 0:9b334a45a8ff 7893 #define I2S_TCR1_TFW_MASK 0x7u
bogdanm 0:9b334a45a8ff 7894 #define I2S_TCR1_TFW_SHIFT 0
bogdanm 0:9b334a45a8ff 7895 #define I2S_TCR1_TFW(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR1_TFW_SHIFT))&I2S_TCR1_TFW_MASK)
bogdanm 0:9b334a45a8ff 7896 /* TCR2 Bit Fields */
bogdanm 0:9b334a45a8ff 7897 #define I2S_TCR2_DIV_MASK 0xFFu
bogdanm 0:9b334a45a8ff 7898 #define I2S_TCR2_DIV_SHIFT 0
bogdanm 0:9b334a45a8ff 7899 #define I2S_TCR2_DIV(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_DIV_SHIFT))&I2S_TCR2_DIV_MASK)
bogdanm 0:9b334a45a8ff 7900 #define I2S_TCR2_BCD_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 7901 #define I2S_TCR2_BCD_SHIFT 24
bogdanm 0:9b334a45a8ff 7902 #define I2S_TCR2_BCP_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 7903 #define I2S_TCR2_BCP_SHIFT 25
bogdanm 0:9b334a45a8ff 7904 #define I2S_TCR2_MSEL_MASK 0xC000000u
bogdanm 0:9b334a45a8ff 7905 #define I2S_TCR2_MSEL_SHIFT 26
bogdanm 0:9b334a45a8ff 7906 #define I2S_TCR2_MSEL(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_MSEL_SHIFT))&I2S_TCR2_MSEL_MASK)
bogdanm 0:9b334a45a8ff 7907 #define I2S_TCR2_BCI_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 7908 #define I2S_TCR2_BCI_SHIFT 28
bogdanm 0:9b334a45a8ff 7909 #define I2S_TCR2_BCS_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 7910 #define I2S_TCR2_BCS_SHIFT 29
bogdanm 0:9b334a45a8ff 7911 #define I2S_TCR2_SYNC_MASK 0xC0000000u
bogdanm 0:9b334a45a8ff 7912 #define I2S_TCR2_SYNC_SHIFT 30
bogdanm 0:9b334a45a8ff 7913 #define I2S_TCR2_SYNC(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_SYNC_SHIFT))&I2S_TCR2_SYNC_MASK)
bogdanm 0:9b334a45a8ff 7914 /* TCR3 Bit Fields */
bogdanm 0:9b334a45a8ff 7915 #define I2S_TCR3_WDFL_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 7916 #define I2S_TCR3_WDFL_SHIFT 0
bogdanm 0:9b334a45a8ff 7917 #define I2S_TCR3_WDFL(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR3_WDFL_SHIFT))&I2S_TCR3_WDFL_MASK)
bogdanm 0:9b334a45a8ff 7918 #define I2S_TCR3_TCE_MASK 0x30000u
bogdanm 0:9b334a45a8ff 7919 #define I2S_TCR3_TCE_SHIFT 16
bogdanm 0:9b334a45a8ff 7920 #define I2S_TCR3_TCE(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR3_TCE_SHIFT))&I2S_TCR3_TCE_MASK)
bogdanm 0:9b334a45a8ff 7921 /* TCR4 Bit Fields */
bogdanm 0:9b334a45a8ff 7922 #define I2S_TCR4_FSD_MASK 0x1u
bogdanm 0:9b334a45a8ff 7923 #define I2S_TCR4_FSD_SHIFT 0
bogdanm 0:9b334a45a8ff 7924 #define I2S_TCR4_FSP_MASK 0x2u
bogdanm 0:9b334a45a8ff 7925 #define I2S_TCR4_FSP_SHIFT 1
bogdanm 0:9b334a45a8ff 7926 #define I2S_TCR4_FSE_MASK 0x8u
bogdanm 0:9b334a45a8ff 7927 #define I2S_TCR4_FSE_SHIFT 3
bogdanm 0:9b334a45a8ff 7928 #define I2S_TCR4_MF_MASK 0x10u
bogdanm 0:9b334a45a8ff 7929 #define I2S_TCR4_MF_SHIFT 4
bogdanm 0:9b334a45a8ff 7930 #define I2S_TCR4_SYWD_MASK 0x1F00u
bogdanm 0:9b334a45a8ff 7931 #define I2S_TCR4_SYWD_SHIFT 8
bogdanm 0:9b334a45a8ff 7932 #define I2S_TCR4_SYWD(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR4_SYWD_SHIFT))&I2S_TCR4_SYWD_MASK)
bogdanm 0:9b334a45a8ff 7933 #define I2S_TCR4_FRSZ_MASK 0x1F0000u
bogdanm 0:9b334a45a8ff 7934 #define I2S_TCR4_FRSZ_SHIFT 16
bogdanm 0:9b334a45a8ff 7935 #define I2S_TCR4_FRSZ(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR4_FRSZ_SHIFT))&I2S_TCR4_FRSZ_MASK)
bogdanm 0:9b334a45a8ff 7936 /* TCR5 Bit Fields */
bogdanm 0:9b334a45a8ff 7937 #define I2S_TCR5_FBT_MASK 0x1F00u
bogdanm 0:9b334a45a8ff 7938 #define I2S_TCR5_FBT_SHIFT 8
bogdanm 0:9b334a45a8ff 7939 #define I2S_TCR5_FBT(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_FBT_SHIFT))&I2S_TCR5_FBT_MASK)
bogdanm 0:9b334a45a8ff 7940 #define I2S_TCR5_W0W_MASK 0x1F0000u
bogdanm 0:9b334a45a8ff 7941 #define I2S_TCR5_W0W_SHIFT 16
bogdanm 0:9b334a45a8ff 7942 #define I2S_TCR5_W0W(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_W0W_SHIFT))&I2S_TCR5_W0W_MASK)
bogdanm 0:9b334a45a8ff 7943 #define I2S_TCR5_WNW_MASK 0x1F000000u
bogdanm 0:9b334a45a8ff 7944 #define I2S_TCR5_WNW_SHIFT 24
bogdanm 0:9b334a45a8ff 7945 #define I2S_TCR5_WNW(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_WNW_SHIFT))&I2S_TCR5_WNW_MASK)
bogdanm 0:9b334a45a8ff 7946 /* TDR Bit Fields */
bogdanm 0:9b334a45a8ff 7947 #define I2S_TDR_TDR_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 7948 #define I2S_TDR_TDR_SHIFT 0
bogdanm 0:9b334a45a8ff 7949 #define I2S_TDR_TDR(x) (((uint32_t)(((uint32_t)(x))<<I2S_TDR_TDR_SHIFT))&I2S_TDR_TDR_MASK)
bogdanm 0:9b334a45a8ff 7950 /* TFR Bit Fields */
bogdanm 0:9b334a45a8ff 7951 #define I2S_TFR_RFP_MASK 0xFu
bogdanm 0:9b334a45a8ff 7952 #define I2S_TFR_RFP_SHIFT 0
bogdanm 0:9b334a45a8ff 7953 #define I2S_TFR_RFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_TFR_RFP_SHIFT))&I2S_TFR_RFP_MASK)
bogdanm 0:9b334a45a8ff 7954 #define I2S_TFR_WFP_MASK 0xF0000u
bogdanm 0:9b334a45a8ff 7955 #define I2S_TFR_WFP_SHIFT 16
bogdanm 0:9b334a45a8ff 7956 #define I2S_TFR_WFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_TFR_WFP_SHIFT))&I2S_TFR_WFP_MASK)
bogdanm 0:9b334a45a8ff 7957 /* TMR Bit Fields */
bogdanm 0:9b334a45a8ff 7958 #define I2S_TMR_TWM_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 7959 #define I2S_TMR_TWM_SHIFT 0
bogdanm 0:9b334a45a8ff 7960 #define I2S_TMR_TWM(x) (((uint32_t)(((uint32_t)(x))<<I2S_TMR_TWM_SHIFT))&I2S_TMR_TWM_MASK)
bogdanm 0:9b334a45a8ff 7961 /* RCSR Bit Fields */
bogdanm 0:9b334a45a8ff 7962 #define I2S_RCSR_FRDE_MASK 0x1u
bogdanm 0:9b334a45a8ff 7963 #define I2S_RCSR_FRDE_SHIFT 0
bogdanm 0:9b334a45a8ff 7964 #define I2S_RCSR_FWDE_MASK 0x2u
bogdanm 0:9b334a45a8ff 7965 #define I2S_RCSR_FWDE_SHIFT 1
bogdanm 0:9b334a45a8ff 7966 #define I2S_RCSR_FRIE_MASK 0x100u
bogdanm 0:9b334a45a8ff 7967 #define I2S_RCSR_FRIE_SHIFT 8
bogdanm 0:9b334a45a8ff 7968 #define I2S_RCSR_FWIE_MASK 0x200u
bogdanm 0:9b334a45a8ff 7969 #define I2S_RCSR_FWIE_SHIFT 9
bogdanm 0:9b334a45a8ff 7970 #define I2S_RCSR_FEIE_MASK 0x400u
bogdanm 0:9b334a45a8ff 7971 #define I2S_RCSR_FEIE_SHIFT 10
bogdanm 0:9b334a45a8ff 7972 #define I2S_RCSR_SEIE_MASK 0x800u
bogdanm 0:9b334a45a8ff 7973 #define I2S_RCSR_SEIE_SHIFT 11
bogdanm 0:9b334a45a8ff 7974 #define I2S_RCSR_WSIE_MASK 0x1000u
bogdanm 0:9b334a45a8ff 7975 #define I2S_RCSR_WSIE_SHIFT 12
bogdanm 0:9b334a45a8ff 7976 #define I2S_RCSR_FRF_MASK 0x10000u
bogdanm 0:9b334a45a8ff 7977 #define I2S_RCSR_FRF_SHIFT 16
bogdanm 0:9b334a45a8ff 7978 #define I2S_RCSR_FWF_MASK 0x20000u
bogdanm 0:9b334a45a8ff 7979 #define I2S_RCSR_FWF_SHIFT 17
bogdanm 0:9b334a45a8ff 7980 #define I2S_RCSR_FEF_MASK 0x40000u
bogdanm 0:9b334a45a8ff 7981 #define I2S_RCSR_FEF_SHIFT 18
bogdanm 0:9b334a45a8ff 7982 #define I2S_RCSR_SEF_MASK 0x80000u
bogdanm 0:9b334a45a8ff 7983 #define I2S_RCSR_SEF_SHIFT 19
bogdanm 0:9b334a45a8ff 7984 #define I2S_RCSR_WSF_MASK 0x100000u
bogdanm 0:9b334a45a8ff 7985 #define I2S_RCSR_WSF_SHIFT 20
bogdanm 0:9b334a45a8ff 7986 #define I2S_RCSR_SR_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 7987 #define I2S_RCSR_SR_SHIFT 24
bogdanm 0:9b334a45a8ff 7988 #define I2S_RCSR_FR_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 7989 #define I2S_RCSR_FR_SHIFT 25
bogdanm 0:9b334a45a8ff 7990 #define I2S_RCSR_BCE_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 7991 #define I2S_RCSR_BCE_SHIFT 28
bogdanm 0:9b334a45a8ff 7992 #define I2S_RCSR_DBGE_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 7993 #define I2S_RCSR_DBGE_SHIFT 29
bogdanm 0:9b334a45a8ff 7994 #define I2S_RCSR_STOPE_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 7995 #define I2S_RCSR_STOPE_SHIFT 30
bogdanm 0:9b334a45a8ff 7996 #define I2S_RCSR_RE_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 7997 #define I2S_RCSR_RE_SHIFT 31
bogdanm 0:9b334a45a8ff 7998 /* RCR1 Bit Fields */
bogdanm 0:9b334a45a8ff 7999 #define I2S_RCR1_RFW_MASK 0x7u
bogdanm 0:9b334a45a8ff 8000 #define I2S_RCR1_RFW_SHIFT 0
bogdanm 0:9b334a45a8ff 8001 #define I2S_RCR1_RFW(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR1_RFW_SHIFT))&I2S_RCR1_RFW_MASK)
bogdanm 0:9b334a45a8ff 8002 /* RCR2 Bit Fields */
bogdanm 0:9b334a45a8ff 8003 #define I2S_RCR2_DIV_MASK 0xFFu
bogdanm 0:9b334a45a8ff 8004 #define I2S_RCR2_DIV_SHIFT 0
bogdanm 0:9b334a45a8ff 8005 #define I2S_RCR2_DIV(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_DIV_SHIFT))&I2S_RCR2_DIV_MASK)
bogdanm 0:9b334a45a8ff 8006 #define I2S_RCR2_BCD_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 8007 #define I2S_RCR2_BCD_SHIFT 24
bogdanm 0:9b334a45a8ff 8008 #define I2S_RCR2_BCP_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 8009 #define I2S_RCR2_BCP_SHIFT 25
bogdanm 0:9b334a45a8ff 8010 #define I2S_RCR2_MSEL_MASK 0xC000000u
bogdanm 0:9b334a45a8ff 8011 #define I2S_RCR2_MSEL_SHIFT 26
bogdanm 0:9b334a45a8ff 8012 #define I2S_RCR2_MSEL(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_MSEL_SHIFT))&I2S_RCR2_MSEL_MASK)
bogdanm 0:9b334a45a8ff 8013 #define I2S_RCR2_BCI_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 8014 #define I2S_RCR2_BCI_SHIFT 28
bogdanm 0:9b334a45a8ff 8015 #define I2S_RCR2_BCS_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 8016 #define I2S_RCR2_BCS_SHIFT 29
bogdanm 0:9b334a45a8ff 8017 #define I2S_RCR2_SYNC_MASK 0xC0000000u
bogdanm 0:9b334a45a8ff 8018 #define I2S_RCR2_SYNC_SHIFT 30
bogdanm 0:9b334a45a8ff 8019 #define I2S_RCR2_SYNC(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_SYNC_SHIFT))&I2S_RCR2_SYNC_MASK)
bogdanm 0:9b334a45a8ff 8020 /* RCR3 Bit Fields */
bogdanm 0:9b334a45a8ff 8021 #define I2S_RCR3_WDFL_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 8022 #define I2S_RCR3_WDFL_SHIFT 0
bogdanm 0:9b334a45a8ff 8023 #define I2S_RCR3_WDFL(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR3_WDFL_SHIFT))&I2S_RCR3_WDFL_MASK)
bogdanm 0:9b334a45a8ff 8024 #define I2S_RCR3_RCE_MASK 0x30000u
bogdanm 0:9b334a45a8ff 8025 #define I2S_RCR3_RCE_SHIFT 16
bogdanm 0:9b334a45a8ff 8026 #define I2S_RCR3_RCE(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR3_RCE_SHIFT))&I2S_RCR3_RCE_MASK)
bogdanm 0:9b334a45a8ff 8027 /* RCR4 Bit Fields */
bogdanm 0:9b334a45a8ff 8028 #define I2S_RCR4_FSD_MASK 0x1u
bogdanm 0:9b334a45a8ff 8029 #define I2S_RCR4_FSD_SHIFT 0
bogdanm 0:9b334a45a8ff 8030 #define I2S_RCR4_FSP_MASK 0x2u
bogdanm 0:9b334a45a8ff 8031 #define I2S_RCR4_FSP_SHIFT 1
bogdanm 0:9b334a45a8ff 8032 #define I2S_RCR4_FSE_MASK 0x8u
bogdanm 0:9b334a45a8ff 8033 #define I2S_RCR4_FSE_SHIFT 3
bogdanm 0:9b334a45a8ff 8034 #define I2S_RCR4_MF_MASK 0x10u
bogdanm 0:9b334a45a8ff 8035 #define I2S_RCR4_MF_SHIFT 4
bogdanm 0:9b334a45a8ff 8036 #define I2S_RCR4_SYWD_MASK 0x1F00u
bogdanm 0:9b334a45a8ff 8037 #define I2S_RCR4_SYWD_SHIFT 8
bogdanm 0:9b334a45a8ff 8038 #define I2S_RCR4_SYWD(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR4_SYWD_SHIFT))&I2S_RCR4_SYWD_MASK)
bogdanm 0:9b334a45a8ff 8039 #define I2S_RCR4_FRSZ_MASK 0x1F0000u
bogdanm 0:9b334a45a8ff 8040 #define I2S_RCR4_FRSZ_SHIFT 16
bogdanm 0:9b334a45a8ff 8041 #define I2S_RCR4_FRSZ(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR4_FRSZ_SHIFT))&I2S_RCR4_FRSZ_MASK)
bogdanm 0:9b334a45a8ff 8042 /* RCR5 Bit Fields */
bogdanm 0:9b334a45a8ff 8043 #define I2S_RCR5_FBT_MASK 0x1F00u
bogdanm 0:9b334a45a8ff 8044 #define I2S_RCR5_FBT_SHIFT 8
bogdanm 0:9b334a45a8ff 8045 #define I2S_RCR5_FBT(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_FBT_SHIFT))&I2S_RCR5_FBT_MASK)
bogdanm 0:9b334a45a8ff 8046 #define I2S_RCR5_W0W_MASK 0x1F0000u
bogdanm 0:9b334a45a8ff 8047 #define I2S_RCR5_W0W_SHIFT 16
bogdanm 0:9b334a45a8ff 8048 #define I2S_RCR5_W0W(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_W0W_SHIFT))&I2S_RCR5_W0W_MASK)
bogdanm 0:9b334a45a8ff 8049 #define I2S_RCR5_WNW_MASK 0x1F000000u
bogdanm 0:9b334a45a8ff 8050 #define I2S_RCR5_WNW_SHIFT 24
bogdanm 0:9b334a45a8ff 8051 #define I2S_RCR5_WNW(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_WNW_SHIFT))&I2S_RCR5_WNW_MASK)
bogdanm 0:9b334a45a8ff 8052 /* RDR Bit Fields */
bogdanm 0:9b334a45a8ff 8053 #define I2S_RDR_RDR_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 8054 #define I2S_RDR_RDR_SHIFT 0
bogdanm 0:9b334a45a8ff 8055 #define I2S_RDR_RDR(x) (((uint32_t)(((uint32_t)(x))<<I2S_RDR_RDR_SHIFT))&I2S_RDR_RDR_MASK)
bogdanm 0:9b334a45a8ff 8056 /* RFR Bit Fields */
bogdanm 0:9b334a45a8ff 8057 #define I2S_RFR_RFP_MASK 0xFu
bogdanm 0:9b334a45a8ff 8058 #define I2S_RFR_RFP_SHIFT 0
bogdanm 0:9b334a45a8ff 8059 #define I2S_RFR_RFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_RFR_RFP_SHIFT))&I2S_RFR_RFP_MASK)
bogdanm 0:9b334a45a8ff 8060 #define I2S_RFR_WFP_MASK 0xF0000u
bogdanm 0:9b334a45a8ff 8061 #define I2S_RFR_WFP_SHIFT 16
bogdanm 0:9b334a45a8ff 8062 #define I2S_RFR_WFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_RFR_WFP_SHIFT))&I2S_RFR_WFP_MASK)
bogdanm 0:9b334a45a8ff 8063 /* RMR Bit Fields */
bogdanm 0:9b334a45a8ff 8064 #define I2S_RMR_RWM_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 8065 #define I2S_RMR_RWM_SHIFT 0
bogdanm 0:9b334a45a8ff 8066 #define I2S_RMR_RWM(x) (((uint32_t)(((uint32_t)(x))<<I2S_RMR_RWM_SHIFT))&I2S_RMR_RWM_MASK)
bogdanm 0:9b334a45a8ff 8067 /* MCR Bit Fields */
bogdanm 0:9b334a45a8ff 8068 #define I2S_MCR_MICS_MASK 0x3000000u
bogdanm 0:9b334a45a8ff 8069 #define I2S_MCR_MICS_SHIFT 24
bogdanm 0:9b334a45a8ff 8070 #define I2S_MCR_MICS(x) (((uint32_t)(((uint32_t)(x))<<I2S_MCR_MICS_SHIFT))&I2S_MCR_MICS_MASK)
bogdanm 0:9b334a45a8ff 8071 #define I2S_MCR_MOE_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 8072 #define I2S_MCR_MOE_SHIFT 30
bogdanm 0:9b334a45a8ff 8073 #define I2S_MCR_DUF_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 8074 #define I2S_MCR_DUF_SHIFT 31
bogdanm 0:9b334a45a8ff 8075 /* MDR Bit Fields */
bogdanm 0:9b334a45a8ff 8076 #define I2S_MDR_DIVIDE_MASK 0xFFFu
bogdanm 0:9b334a45a8ff 8077 #define I2S_MDR_DIVIDE_SHIFT 0
bogdanm 0:9b334a45a8ff 8078 #define I2S_MDR_DIVIDE(x) (((uint32_t)(((uint32_t)(x))<<I2S_MDR_DIVIDE_SHIFT))&I2S_MDR_DIVIDE_MASK)
bogdanm 0:9b334a45a8ff 8079 #define I2S_MDR_FRACT_MASK 0xFF000u
bogdanm 0:9b334a45a8ff 8080 #define I2S_MDR_FRACT_SHIFT 12
bogdanm 0:9b334a45a8ff 8081 #define I2S_MDR_FRACT(x) (((uint32_t)(((uint32_t)(x))<<I2S_MDR_FRACT_SHIFT))&I2S_MDR_FRACT_MASK)
bogdanm 0:9b334a45a8ff 8082
bogdanm 0:9b334a45a8ff 8083 /*!
bogdanm 0:9b334a45a8ff 8084 * @}
bogdanm 0:9b334a45a8ff 8085 */ /* end of group I2S_Register_Masks */
bogdanm 0:9b334a45a8ff 8086
bogdanm 0:9b334a45a8ff 8087
bogdanm 0:9b334a45a8ff 8088 /* I2S - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 8089 /** Peripheral I2S0 base address */
bogdanm 0:9b334a45a8ff 8090 #define I2S0_BASE (0x4002F000u)
bogdanm 0:9b334a45a8ff 8091 /** Peripheral I2S0 base pointer */
bogdanm 0:9b334a45a8ff 8092 #define I2S0 ((I2S_Type *)I2S0_BASE)
bogdanm 0:9b334a45a8ff 8093 #define I2S0_BASE_PTR (I2S0)
bogdanm 0:9b334a45a8ff 8094 /** Array initializer of I2S peripheral base addresses */
bogdanm 0:9b334a45a8ff 8095 #define I2S_BASE_ADDRS { I2S0_BASE }
bogdanm 0:9b334a45a8ff 8096 /** Array initializer of I2S peripheral base pointers */
bogdanm 0:9b334a45a8ff 8097 #define I2S_BASE_PTRS { I2S0 }
bogdanm 0:9b334a45a8ff 8098 /** Interrupt vectors for the I2S peripheral type */
bogdanm 0:9b334a45a8ff 8099 #define I2S_RX_IRQS { I2S0_Rx_IRQn }
bogdanm 0:9b334a45a8ff 8100 #define I2S_TX_IRQS { I2S0_Tx_IRQn }
bogdanm 0:9b334a45a8ff 8101
bogdanm 0:9b334a45a8ff 8102 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8103 -- I2S - Register accessor macros
bogdanm 0:9b334a45a8ff 8104 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8105
bogdanm 0:9b334a45a8ff 8106 /*!
bogdanm 0:9b334a45a8ff 8107 * @addtogroup I2S_Register_Accessor_Macros I2S - Register accessor macros
bogdanm 0:9b334a45a8ff 8108 * @{
bogdanm 0:9b334a45a8ff 8109 */
bogdanm 0:9b334a45a8ff 8110
bogdanm 0:9b334a45a8ff 8111
bogdanm 0:9b334a45a8ff 8112 /* I2S - Register instance definitions */
bogdanm 0:9b334a45a8ff 8113 /* I2S0 */
bogdanm 0:9b334a45a8ff 8114 #define I2S0_TCSR I2S_TCSR_REG(I2S0)
bogdanm 0:9b334a45a8ff 8115 #define I2S0_TCR1 I2S_TCR1_REG(I2S0)
bogdanm 0:9b334a45a8ff 8116 #define I2S0_TCR2 I2S_TCR2_REG(I2S0)
bogdanm 0:9b334a45a8ff 8117 #define I2S0_TCR3 I2S_TCR3_REG(I2S0)
bogdanm 0:9b334a45a8ff 8118 #define I2S0_TCR4 I2S_TCR4_REG(I2S0)
bogdanm 0:9b334a45a8ff 8119 #define I2S0_TCR5 I2S_TCR5_REG(I2S0)
bogdanm 0:9b334a45a8ff 8120 #define I2S0_TDR0 I2S_TDR_REG(I2S0,0)
bogdanm 0:9b334a45a8ff 8121 #define I2S0_TDR1 I2S_TDR_REG(I2S0,1)
bogdanm 0:9b334a45a8ff 8122 #define I2S0_TFR0 I2S_TFR_REG(I2S0,0)
bogdanm 0:9b334a45a8ff 8123 #define I2S0_TFR1 I2S_TFR_REG(I2S0,1)
bogdanm 0:9b334a45a8ff 8124 #define I2S0_TMR I2S_TMR_REG(I2S0)
bogdanm 0:9b334a45a8ff 8125 #define I2S0_RCSR I2S_RCSR_REG(I2S0)
bogdanm 0:9b334a45a8ff 8126 #define I2S0_RCR1 I2S_RCR1_REG(I2S0)
bogdanm 0:9b334a45a8ff 8127 #define I2S0_RCR2 I2S_RCR2_REG(I2S0)
bogdanm 0:9b334a45a8ff 8128 #define I2S0_RCR3 I2S_RCR3_REG(I2S0)
bogdanm 0:9b334a45a8ff 8129 #define I2S0_RCR4 I2S_RCR4_REG(I2S0)
bogdanm 0:9b334a45a8ff 8130 #define I2S0_RCR5 I2S_RCR5_REG(I2S0)
bogdanm 0:9b334a45a8ff 8131 #define I2S0_RDR0 I2S_RDR_REG(I2S0,0)
bogdanm 0:9b334a45a8ff 8132 #define I2S0_RDR1 I2S_RDR_REG(I2S0,1)
bogdanm 0:9b334a45a8ff 8133 #define I2S0_RFR0 I2S_RFR_REG(I2S0,0)
bogdanm 0:9b334a45a8ff 8134 #define I2S0_RFR1 I2S_RFR_REG(I2S0,1)
bogdanm 0:9b334a45a8ff 8135 #define I2S0_RMR I2S_RMR_REG(I2S0)
bogdanm 0:9b334a45a8ff 8136 #define I2S0_MCR I2S_MCR_REG(I2S0)
bogdanm 0:9b334a45a8ff 8137 #define I2S0_MDR I2S_MDR_REG(I2S0)
bogdanm 0:9b334a45a8ff 8138
bogdanm 0:9b334a45a8ff 8139 /* I2S - Register array accessors */
bogdanm 0:9b334a45a8ff 8140 #define I2S0_TDR(index) I2S_TDR_REG(I2S0,index)
bogdanm 0:9b334a45a8ff 8141 #define I2S0_TFR(index) I2S_TFR_REG(I2S0,index)
bogdanm 0:9b334a45a8ff 8142 #define I2S0_RDR(index) I2S_RDR_REG(I2S0,index)
bogdanm 0:9b334a45a8ff 8143 #define I2S0_RFR(index) I2S_RFR_REG(I2S0,index)
bogdanm 0:9b334a45a8ff 8144
bogdanm 0:9b334a45a8ff 8145 /*!
bogdanm 0:9b334a45a8ff 8146 * @}
bogdanm 0:9b334a45a8ff 8147 */ /* end of group I2S_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 8148
bogdanm 0:9b334a45a8ff 8149
bogdanm 0:9b334a45a8ff 8150 /*!
bogdanm 0:9b334a45a8ff 8151 * @}
bogdanm 0:9b334a45a8ff 8152 */ /* end of group I2S_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 8153
bogdanm 0:9b334a45a8ff 8154
bogdanm 0:9b334a45a8ff 8155 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8156 -- LLWU Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8157 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8158
bogdanm 0:9b334a45a8ff 8159 /*!
bogdanm 0:9b334a45a8ff 8160 * @addtogroup LLWU_Peripheral_Access_Layer LLWU Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8161 * @{
bogdanm 0:9b334a45a8ff 8162 */
bogdanm 0:9b334a45a8ff 8163
bogdanm 0:9b334a45a8ff 8164 /** LLWU - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 8165 typedef struct {
bogdanm 0:9b334a45a8ff 8166 __IO uint8_t PE1; /**< LLWU Pin Enable 1 register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 8167 __IO uint8_t PE2; /**< LLWU Pin Enable 2 register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 8168 __IO uint8_t PE3; /**< LLWU Pin Enable 3 register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 8169 __IO uint8_t PE4; /**< LLWU Pin Enable 4 register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 8170 __IO uint8_t ME; /**< LLWU Module Enable register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 8171 __IO uint8_t F1; /**< LLWU Flag 1 register, offset: 0x5 */
bogdanm 0:9b334a45a8ff 8172 __IO uint8_t F2; /**< LLWU Flag 2 register, offset: 0x6 */
bogdanm 0:9b334a45a8ff 8173 __I uint8_t F3; /**< LLWU Flag 3 register, offset: 0x7 */
bogdanm 0:9b334a45a8ff 8174 __IO uint8_t FILT1; /**< LLWU Pin Filter 1 register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 8175 __IO uint8_t FILT2; /**< LLWU Pin Filter 2 register, offset: 0x9 */
bogdanm 0:9b334a45a8ff 8176 __IO uint8_t RST; /**< LLWU Reset Enable register, offset: 0xA */
bogdanm 0:9b334a45a8ff 8177 } LLWU_Type, *LLWU_MemMapPtr;
bogdanm 0:9b334a45a8ff 8178
bogdanm 0:9b334a45a8ff 8179 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8180 -- LLWU - Register accessor macros
bogdanm 0:9b334a45a8ff 8181 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8182
bogdanm 0:9b334a45a8ff 8183 /*!
bogdanm 0:9b334a45a8ff 8184 * @addtogroup LLWU_Register_Accessor_Macros LLWU - Register accessor macros
bogdanm 0:9b334a45a8ff 8185 * @{
bogdanm 0:9b334a45a8ff 8186 */
bogdanm 0:9b334a45a8ff 8187
bogdanm 0:9b334a45a8ff 8188
bogdanm 0:9b334a45a8ff 8189 /* LLWU - Register accessors */
bogdanm 0:9b334a45a8ff 8190 #define LLWU_PE1_REG(base) ((base)->PE1)
bogdanm 0:9b334a45a8ff 8191 #define LLWU_PE2_REG(base) ((base)->PE2)
bogdanm 0:9b334a45a8ff 8192 #define LLWU_PE3_REG(base) ((base)->PE3)
bogdanm 0:9b334a45a8ff 8193 #define LLWU_PE4_REG(base) ((base)->PE4)
bogdanm 0:9b334a45a8ff 8194 #define LLWU_ME_REG(base) ((base)->ME)
bogdanm 0:9b334a45a8ff 8195 #define LLWU_F1_REG(base) ((base)->F1)
bogdanm 0:9b334a45a8ff 8196 #define LLWU_F2_REG(base) ((base)->F2)
bogdanm 0:9b334a45a8ff 8197 #define LLWU_F3_REG(base) ((base)->F3)
bogdanm 0:9b334a45a8ff 8198 #define LLWU_FILT1_REG(base) ((base)->FILT1)
bogdanm 0:9b334a45a8ff 8199 #define LLWU_FILT2_REG(base) ((base)->FILT2)
bogdanm 0:9b334a45a8ff 8200 #define LLWU_RST_REG(base) ((base)->RST)
bogdanm 0:9b334a45a8ff 8201
bogdanm 0:9b334a45a8ff 8202 /*!
bogdanm 0:9b334a45a8ff 8203 * @}
bogdanm 0:9b334a45a8ff 8204 */ /* end of group LLWU_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 8205
bogdanm 0:9b334a45a8ff 8206
bogdanm 0:9b334a45a8ff 8207 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8208 -- LLWU Register Masks
bogdanm 0:9b334a45a8ff 8209 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8210
bogdanm 0:9b334a45a8ff 8211 /*!
bogdanm 0:9b334a45a8ff 8212 * @addtogroup LLWU_Register_Masks LLWU Register Masks
bogdanm 0:9b334a45a8ff 8213 * @{
bogdanm 0:9b334a45a8ff 8214 */
bogdanm 0:9b334a45a8ff 8215
bogdanm 0:9b334a45a8ff 8216 /* PE1 Bit Fields */
bogdanm 0:9b334a45a8ff 8217 #define LLWU_PE1_WUPE0_MASK 0x3u
bogdanm 0:9b334a45a8ff 8218 #define LLWU_PE1_WUPE0_SHIFT 0
bogdanm 0:9b334a45a8ff 8219 #define LLWU_PE1_WUPE0(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE0_SHIFT))&LLWU_PE1_WUPE0_MASK)
bogdanm 0:9b334a45a8ff 8220 #define LLWU_PE1_WUPE1_MASK 0xCu
bogdanm 0:9b334a45a8ff 8221 #define LLWU_PE1_WUPE1_SHIFT 2
bogdanm 0:9b334a45a8ff 8222 #define LLWU_PE1_WUPE1(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE1_SHIFT))&LLWU_PE1_WUPE1_MASK)
bogdanm 0:9b334a45a8ff 8223 #define LLWU_PE1_WUPE2_MASK 0x30u
bogdanm 0:9b334a45a8ff 8224 #define LLWU_PE1_WUPE2_SHIFT 4
bogdanm 0:9b334a45a8ff 8225 #define LLWU_PE1_WUPE2(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE2_SHIFT))&LLWU_PE1_WUPE2_MASK)
bogdanm 0:9b334a45a8ff 8226 #define LLWU_PE1_WUPE3_MASK 0xC0u
bogdanm 0:9b334a45a8ff 8227 #define LLWU_PE1_WUPE3_SHIFT 6
bogdanm 0:9b334a45a8ff 8228 #define LLWU_PE1_WUPE3(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE3_SHIFT))&LLWU_PE1_WUPE3_MASK)
bogdanm 0:9b334a45a8ff 8229 /* PE2 Bit Fields */
bogdanm 0:9b334a45a8ff 8230 #define LLWU_PE2_WUPE4_MASK 0x3u
bogdanm 0:9b334a45a8ff 8231 #define LLWU_PE2_WUPE4_SHIFT 0
bogdanm 0:9b334a45a8ff 8232 #define LLWU_PE2_WUPE4(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE4_SHIFT))&LLWU_PE2_WUPE4_MASK)
bogdanm 0:9b334a45a8ff 8233 #define LLWU_PE2_WUPE5_MASK 0xCu
bogdanm 0:9b334a45a8ff 8234 #define LLWU_PE2_WUPE5_SHIFT 2
bogdanm 0:9b334a45a8ff 8235 #define LLWU_PE2_WUPE5(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE5_SHIFT))&LLWU_PE2_WUPE5_MASK)
bogdanm 0:9b334a45a8ff 8236 #define LLWU_PE2_WUPE6_MASK 0x30u
bogdanm 0:9b334a45a8ff 8237 #define LLWU_PE2_WUPE6_SHIFT 4
bogdanm 0:9b334a45a8ff 8238 #define LLWU_PE2_WUPE6(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE6_SHIFT))&LLWU_PE2_WUPE6_MASK)
bogdanm 0:9b334a45a8ff 8239 #define LLWU_PE2_WUPE7_MASK 0xC0u
bogdanm 0:9b334a45a8ff 8240 #define LLWU_PE2_WUPE7_SHIFT 6
bogdanm 0:9b334a45a8ff 8241 #define LLWU_PE2_WUPE7(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE7_SHIFT))&LLWU_PE2_WUPE7_MASK)
bogdanm 0:9b334a45a8ff 8242 /* PE3 Bit Fields */
bogdanm 0:9b334a45a8ff 8243 #define LLWU_PE3_WUPE8_MASK 0x3u
bogdanm 0:9b334a45a8ff 8244 #define LLWU_PE3_WUPE8_SHIFT 0
bogdanm 0:9b334a45a8ff 8245 #define LLWU_PE3_WUPE8(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE8_SHIFT))&LLWU_PE3_WUPE8_MASK)
bogdanm 0:9b334a45a8ff 8246 #define LLWU_PE3_WUPE9_MASK 0xCu
bogdanm 0:9b334a45a8ff 8247 #define LLWU_PE3_WUPE9_SHIFT 2
bogdanm 0:9b334a45a8ff 8248 #define LLWU_PE3_WUPE9(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE9_SHIFT))&LLWU_PE3_WUPE9_MASK)
bogdanm 0:9b334a45a8ff 8249 #define LLWU_PE3_WUPE10_MASK 0x30u
bogdanm 0:9b334a45a8ff 8250 #define LLWU_PE3_WUPE10_SHIFT 4
bogdanm 0:9b334a45a8ff 8251 #define LLWU_PE3_WUPE10(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE10_SHIFT))&LLWU_PE3_WUPE10_MASK)
bogdanm 0:9b334a45a8ff 8252 #define LLWU_PE3_WUPE11_MASK 0xC0u
bogdanm 0:9b334a45a8ff 8253 #define LLWU_PE3_WUPE11_SHIFT 6
bogdanm 0:9b334a45a8ff 8254 #define LLWU_PE3_WUPE11(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE11_SHIFT))&LLWU_PE3_WUPE11_MASK)
bogdanm 0:9b334a45a8ff 8255 /* PE4 Bit Fields */
bogdanm 0:9b334a45a8ff 8256 #define LLWU_PE4_WUPE12_MASK 0x3u
bogdanm 0:9b334a45a8ff 8257 #define LLWU_PE4_WUPE12_SHIFT 0
bogdanm 0:9b334a45a8ff 8258 #define LLWU_PE4_WUPE12(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE12_SHIFT))&LLWU_PE4_WUPE12_MASK)
bogdanm 0:9b334a45a8ff 8259 #define LLWU_PE4_WUPE13_MASK 0xCu
bogdanm 0:9b334a45a8ff 8260 #define LLWU_PE4_WUPE13_SHIFT 2
bogdanm 0:9b334a45a8ff 8261 #define LLWU_PE4_WUPE13(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE13_SHIFT))&LLWU_PE4_WUPE13_MASK)
bogdanm 0:9b334a45a8ff 8262 #define LLWU_PE4_WUPE14_MASK 0x30u
bogdanm 0:9b334a45a8ff 8263 #define LLWU_PE4_WUPE14_SHIFT 4
bogdanm 0:9b334a45a8ff 8264 #define LLWU_PE4_WUPE14(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE14_SHIFT))&LLWU_PE4_WUPE14_MASK)
bogdanm 0:9b334a45a8ff 8265 #define LLWU_PE4_WUPE15_MASK 0xC0u
bogdanm 0:9b334a45a8ff 8266 #define LLWU_PE4_WUPE15_SHIFT 6
bogdanm 0:9b334a45a8ff 8267 #define LLWU_PE4_WUPE15(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE15_SHIFT))&LLWU_PE4_WUPE15_MASK)
bogdanm 0:9b334a45a8ff 8268 /* ME Bit Fields */
bogdanm 0:9b334a45a8ff 8269 #define LLWU_ME_WUME0_MASK 0x1u
bogdanm 0:9b334a45a8ff 8270 #define LLWU_ME_WUME0_SHIFT 0
bogdanm 0:9b334a45a8ff 8271 #define LLWU_ME_WUME1_MASK 0x2u
bogdanm 0:9b334a45a8ff 8272 #define LLWU_ME_WUME1_SHIFT 1
bogdanm 0:9b334a45a8ff 8273 #define LLWU_ME_WUME2_MASK 0x4u
bogdanm 0:9b334a45a8ff 8274 #define LLWU_ME_WUME2_SHIFT 2
bogdanm 0:9b334a45a8ff 8275 #define LLWU_ME_WUME3_MASK 0x8u
bogdanm 0:9b334a45a8ff 8276 #define LLWU_ME_WUME3_SHIFT 3
bogdanm 0:9b334a45a8ff 8277 #define LLWU_ME_WUME4_MASK 0x10u
bogdanm 0:9b334a45a8ff 8278 #define LLWU_ME_WUME4_SHIFT 4
bogdanm 0:9b334a45a8ff 8279 #define LLWU_ME_WUME5_MASK 0x20u
bogdanm 0:9b334a45a8ff 8280 #define LLWU_ME_WUME5_SHIFT 5
bogdanm 0:9b334a45a8ff 8281 #define LLWU_ME_WUME6_MASK 0x40u
bogdanm 0:9b334a45a8ff 8282 #define LLWU_ME_WUME6_SHIFT 6
bogdanm 0:9b334a45a8ff 8283 #define LLWU_ME_WUME7_MASK 0x80u
bogdanm 0:9b334a45a8ff 8284 #define LLWU_ME_WUME7_SHIFT 7
bogdanm 0:9b334a45a8ff 8285 /* F1 Bit Fields */
bogdanm 0:9b334a45a8ff 8286 #define LLWU_F1_WUF0_MASK 0x1u
bogdanm 0:9b334a45a8ff 8287 #define LLWU_F1_WUF0_SHIFT 0
bogdanm 0:9b334a45a8ff 8288 #define LLWU_F1_WUF1_MASK 0x2u
bogdanm 0:9b334a45a8ff 8289 #define LLWU_F1_WUF1_SHIFT 1
bogdanm 0:9b334a45a8ff 8290 #define LLWU_F1_WUF2_MASK 0x4u
bogdanm 0:9b334a45a8ff 8291 #define LLWU_F1_WUF2_SHIFT 2
bogdanm 0:9b334a45a8ff 8292 #define LLWU_F1_WUF3_MASK 0x8u
bogdanm 0:9b334a45a8ff 8293 #define LLWU_F1_WUF3_SHIFT 3
bogdanm 0:9b334a45a8ff 8294 #define LLWU_F1_WUF4_MASK 0x10u
bogdanm 0:9b334a45a8ff 8295 #define LLWU_F1_WUF4_SHIFT 4
bogdanm 0:9b334a45a8ff 8296 #define LLWU_F1_WUF5_MASK 0x20u
bogdanm 0:9b334a45a8ff 8297 #define LLWU_F1_WUF5_SHIFT 5
bogdanm 0:9b334a45a8ff 8298 #define LLWU_F1_WUF6_MASK 0x40u
bogdanm 0:9b334a45a8ff 8299 #define LLWU_F1_WUF6_SHIFT 6
bogdanm 0:9b334a45a8ff 8300 #define LLWU_F1_WUF7_MASK 0x80u
bogdanm 0:9b334a45a8ff 8301 #define LLWU_F1_WUF7_SHIFT 7
bogdanm 0:9b334a45a8ff 8302 /* F2 Bit Fields */
bogdanm 0:9b334a45a8ff 8303 #define LLWU_F2_WUF8_MASK 0x1u
bogdanm 0:9b334a45a8ff 8304 #define LLWU_F2_WUF8_SHIFT 0
bogdanm 0:9b334a45a8ff 8305 #define LLWU_F2_WUF9_MASK 0x2u
bogdanm 0:9b334a45a8ff 8306 #define LLWU_F2_WUF9_SHIFT 1
bogdanm 0:9b334a45a8ff 8307 #define LLWU_F2_WUF10_MASK 0x4u
bogdanm 0:9b334a45a8ff 8308 #define LLWU_F2_WUF10_SHIFT 2
bogdanm 0:9b334a45a8ff 8309 #define LLWU_F2_WUF11_MASK 0x8u
bogdanm 0:9b334a45a8ff 8310 #define LLWU_F2_WUF11_SHIFT 3
bogdanm 0:9b334a45a8ff 8311 #define LLWU_F2_WUF12_MASK 0x10u
bogdanm 0:9b334a45a8ff 8312 #define LLWU_F2_WUF12_SHIFT 4
bogdanm 0:9b334a45a8ff 8313 #define LLWU_F2_WUF13_MASK 0x20u
bogdanm 0:9b334a45a8ff 8314 #define LLWU_F2_WUF13_SHIFT 5
bogdanm 0:9b334a45a8ff 8315 #define LLWU_F2_WUF14_MASK 0x40u
bogdanm 0:9b334a45a8ff 8316 #define LLWU_F2_WUF14_SHIFT 6
bogdanm 0:9b334a45a8ff 8317 #define LLWU_F2_WUF15_MASK 0x80u
bogdanm 0:9b334a45a8ff 8318 #define LLWU_F2_WUF15_SHIFT 7
bogdanm 0:9b334a45a8ff 8319 /* F3 Bit Fields */
bogdanm 0:9b334a45a8ff 8320 #define LLWU_F3_MWUF0_MASK 0x1u
bogdanm 0:9b334a45a8ff 8321 #define LLWU_F3_MWUF0_SHIFT 0
bogdanm 0:9b334a45a8ff 8322 #define LLWU_F3_MWUF1_MASK 0x2u
bogdanm 0:9b334a45a8ff 8323 #define LLWU_F3_MWUF1_SHIFT 1
bogdanm 0:9b334a45a8ff 8324 #define LLWU_F3_MWUF2_MASK 0x4u
bogdanm 0:9b334a45a8ff 8325 #define LLWU_F3_MWUF2_SHIFT 2
bogdanm 0:9b334a45a8ff 8326 #define LLWU_F3_MWUF3_MASK 0x8u
bogdanm 0:9b334a45a8ff 8327 #define LLWU_F3_MWUF3_SHIFT 3
bogdanm 0:9b334a45a8ff 8328 #define LLWU_F3_MWUF4_MASK 0x10u
bogdanm 0:9b334a45a8ff 8329 #define LLWU_F3_MWUF4_SHIFT 4
bogdanm 0:9b334a45a8ff 8330 #define LLWU_F3_MWUF5_MASK 0x20u
bogdanm 0:9b334a45a8ff 8331 #define LLWU_F3_MWUF5_SHIFT 5
bogdanm 0:9b334a45a8ff 8332 #define LLWU_F3_MWUF6_MASK 0x40u
bogdanm 0:9b334a45a8ff 8333 #define LLWU_F3_MWUF6_SHIFT 6
bogdanm 0:9b334a45a8ff 8334 #define LLWU_F3_MWUF7_MASK 0x80u
bogdanm 0:9b334a45a8ff 8335 #define LLWU_F3_MWUF7_SHIFT 7
bogdanm 0:9b334a45a8ff 8336 /* FILT1 Bit Fields */
bogdanm 0:9b334a45a8ff 8337 #define LLWU_FILT1_FILTSEL_MASK 0xFu
bogdanm 0:9b334a45a8ff 8338 #define LLWU_FILT1_FILTSEL_SHIFT 0
bogdanm 0:9b334a45a8ff 8339 #define LLWU_FILT1_FILTSEL(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT1_FILTSEL_SHIFT))&LLWU_FILT1_FILTSEL_MASK)
bogdanm 0:9b334a45a8ff 8340 #define LLWU_FILT1_FILTE_MASK 0x60u
bogdanm 0:9b334a45a8ff 8341 #define LLWU_FILT1_FILTE_SHIFT 5
bogdanm 0:9b334a45a8ff 8342 #define LLWU_FILT1_FILTE(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT1_FILTE_SHIFT))&LLWU_FILT1_FILTE_MASK)
bogdanm 0:9b334a45a8ff 8343 #define LLWU_FILT1_FILTF_MASK 0x80u
bogdanm 0:9b334a45a8ff 8344 #define LLWU_FILT1_FILTF_SHIFT 7
bogdanm 0:9b334a45a8ff 8345 /* FILT2 Bit Fields */
bogdanm 0:9b334a45a8ff 8346 #define LLWU_FILT2_FILTSEL_MASK 0xFu
bogdanm 0:9b334a45a8ff 8347 #define LLWU_FILT2_FILTSEL_SHIFT 0
bogdanm 0:9b334a45a8ff 8348 #define LLWU_FILT2_FILTSEL(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTSEL_SHIFT))&LLWU_FILT2_FILTSEL_MASK)
bogdanm 0:9b334a45a8ff 8349 #define LLWU_FILT2_FILTE_MASK 0x60u
bogdanm 0:9b334a45a8ff 8350 #define LLWU_FILT2_FILTE_SHIFT 5
bogdanm 0:9b334a45a8ff 8351 #define LLWU_FILT2_FILTE(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTE_SHIFT))&LLWU_FILT2_FILTE_MASK)
bogdanm 0:9b334a45a8ff 8352 #define LLWU_FILT2_FILTF_MASK 0x80u
bogdanm 0:9b334a45a8ff 8353 #define LLWU_FILT2_FILTF_SHIFT 7
bogdanm 0:9b334a45a8ff 8354 /* RST Bit Fields */
bogdanm 0:9b334a45a8ff 8355 #define LLWU_RST_RSTFILT_MASK 0x1u
bogdanm 0:9b334a45a8ff 8356 #define LLWU_RST_RSTFILT_SHIFT 0
bogdanm 0:9b334a45a8ff 8357 #define LLWU_RST_LLRSTE_MASK 0x2u
bogdanm 0:9b334a45a8ff 8358 #define LLWU_RST_LLRSTE_SHIFT 1
bogdanm 0:9b334a45a8ff 8359
bogdanm 0:9b334a45a8ff 8360 /*!
bogdanm 0:9b334a45a8ff 8361 * @}
bogdanm 0:9b334a45a8ff 8362 */ /* end of group LLWU_Register_Masks */
bogdanm 0:9b334a45a8ff 8363
bogdanm 0:9b334a45a8ff 8364
bogdanm 0:9b334a45a8ff 8365 /* LLWU - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 8366 /** Peripheral LLWU base address */
bogdanm 0:9b334a45a8ff 8367 #define LLWU_BASE (0x4007C000u)
bogdanm 0:9b334a45a8ff 8368 /** Peripheral LLWU base pointer */
bogdanm 0:9b334a45a8ff 8369 #define LLWU ((LLWU_Type *)LLWU_BASE)
bogdanm 0:9b334a45a8ff 8370 #define LLWU_BASE_PTR (LLWU)
bogdanm 0:9b334a45a8ff 8371 /** Array initializer of LLWU peripheral base addresses */
bogdanm 0:9b334a45a8ff 8372 #define LLWU_BASE_ADDRS { LLWU_BASE }
bogdanm 0:9b334a45a8ff 8373 /** Array initializer of LLWU peripheral base pointers */
bogdanm 0:9b334a45a8ff 8374 #define LLWU_BASE_PTRS { LLWU }
bogdanm 0:9b334a45a8ff 8375 /** Interrupt vectors for the LLWU peripheral type */
bogdanm 0:9b334a45a8ff 8376 #define LLWU_IRQS { LLW_IRQn }
bogdanm 0:9b334a45a8ff 8377
bogdanm 0:9b334a45a8ff 8378 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8379 -- LLWU - Register accessor macros
bogdanm 0:9b334a45a8ff 8380 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8381
bogdanm 0:9b334a45a8ff 8382 /*!
bogdanm 0:9b334a45a8ff 8383 * @addtogroup LLWU_Register_Accessor_Macros LLWU - Register accessor macros
bogdanm 0:9b334a45a8ff 8384 * @{
bogdanm 0:9b334a45a8ff 8385 */
bogdanm 0:9b334a45a8ff 8386
bogdanm 0:9b334a45a8ff 8387
bogdanm 0:9b334a45a8ff 8388 /* LLWU - Register instance definitions */
bogdanm 0:9b334a45a8ff 8389 /* LLWU */
bogdanm 0:9b334a45a8ff 8390 #define LLWU_PE1 LLWU_PE1_REG(LLWU)
bogdanm 0:9b334a45a8ff 8391 #define LLWU_PE2 LLWU_PE2_REG(LLWU)
bogdanm 0:9b334a45a8ff 8392 #define LLWU_PE3 LLWU_PE3_REG(LLWU)
bogdanm 0:9b334a45a8ff 8393 #define LLWU_PE4 LLWU_PE4_REG(LLWU)
bogdanm 0:9b334a45a8ff 8394 #define LLWU_ME LLWU_ME_REG(LLWU)
bogdanm 0:9b334a45a8ff 8395 #define LLWU_F1 LLWU_F1_REG(LLWU)
bogdanm 0:9b334a45a8ff 8396 #define LLWU_F2 LLWU_F2_REG(LLWU)
bogdanm 0:9b334a45a8ff 8397 #define LLWU_F3 LLWU_F3_REG(LLWU)
bogdanm 0:9b334a45a8ff 8398 #define LLWU_FILT1 LLWU_FILT1_REG(LLWU)
bogdanm 0:9b334a45a8ff 8399 #define LLWU_FILT2 LLWU_FILT2_REG(LLWU)
bogdanm 0:9b334a45a8ff 8400 #define LLWU_RST LLWU_RST_REG(LLWU)
bogdanm 0:9b334a45a8ff 8401
bogdanm 0:9b334a45a8ff 8402 /*!
bogdanm 0:9b334a45a8ff 8403 * @}
bogdanm 0:9b334a45a8ff 8404 */ /* end of group LLWU_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 8405
bogdanm 0:9b334a45a8ff 8406
bogdanm 0:9b334a45a8ff 8407 /*!
bogdanm 0:9b334a45a8ff 8408 * @}
bogdanm 0:9b334a45a8ff 8409 */ /* end of group LLWU_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 8410
bogdanm 0:9b334a45a8ff 8411
bogdanm 0:9b334a45a8ff 8412 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8413 -- LPTMR Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8414 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8415
bogdanm 0:9b334a45a8ff 8416 /*!
bogdanm 0:9b334a45a8ff 8417 * @addtogroup LPTMR_Peripheral_Access_Layer LPTMR Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8418 * @{
bogdanm 0:9b334a45a8ff 8419 */
bogdanm 0:9b334a45a8ff 8420
bogdanm 0:9b334a45a8ff 8421 /** LPTMR - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 8422 typedef struct {
bogdanm 0:9b334a45a8ff 8423 __IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 8424 __IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 8425 __IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 8426 __IO uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 8427 } LPTMR_Type, *LPTMR_MemMapPtr;
bogdanm 0:9b334a45a8ff 8428
bogdanm 0:9b334a45a8ff 8429 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8430 -- LPTMR - Register accessor macros
bogdanm 0:9b334a45a8ff 8431 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8432
bogdanm 0:9b334a45a8ff 8433 /*!
bogdanm 0:9b334a45a8ff 8434 * @addtogroup LPTMR_Register_Accessor_Macros LPTMR - Register accessor macros
bogdanm 0:9b334a45a8ff 8435 * @{
bogdanm 0:9b334a45a8ff 8436 */
bogdanm 0:9b334a45a8ff 8437
bogdanm 0:9b334a45a8ff 8438
bogdanm 0:9b334a45a8ff 8439 /* LPTMR - Register accessors */
bogdanm 0:9b334a45a8ff 8440 #define LPTMR_CSR_REG(base) ((base)->CSR)
bogdanm 0:9b334a45a8ff 8441 #define LPTMR_PSR_REG(base) ((base)->PSR)
bogdanm 0:9b334a45a8ff 8442 #define LPTMR_CMR_REG(base) ((base)->CMR)
bogdanm 0:9b334a45a8ff 8443 #define LPTMR_CNR_REG(base) ((base)->CNR)
bogdanm 0:9b334a45a8ff 8444
bogdanm 0:9b334a45a8ff 8445 /*!
bogdanm 0:9b334a45a8ff 8446 * @}
bogdanm 0:9b334a45a8ff 8447 */ /* end of group LPTMR_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 8448
bogdanm 0:9b334a45a8ff 8449
bogdanm 0:9b334a45a8ff 8450 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8451 -- LPTMR Register Masks
bogdanm 0:9b334a45a8ff 8452 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8453
bogdanm 0:9b334a45a8ff 8454 /*!
bogdanm 0:9b334a45a8ff 8455 * @addtogroup LPTMR_Register_Masks LPTMR Register Masks
bogdanm 0:9b334a45a8ff 8456 * @{
bogdanm 0:9b334a45a8ff 8457 */
bogdanm 0:9b334a45a8ff 8458
bogdanm 0:9b334a45a8ff 8459 /* CSR Bit Fields */
bogdanm 0:9b334a45a8ff 8460 #define LPTMR_CSR_TEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 8461 #define LPTMR_CSR_TEN_SHIFT 0
bogdanm 0:9b334a45a8ff 8462 #define LPTMR_CSR_TMS_MASK 0x2u
bogdanm 0:9b334a45a8ff 8463 #define LPTMR_CSR_TMS_SHIFT 1
bogdanm 0:9b334a45a8ff 8464 #define LPTMR_CSR_TFC_MASK 0x4u
bogdanm 0:9b334a45a8ff 8465 #define LPTMR_CSR_TFC_SHIFT 2
bogdanm 0:9b334a45a8ff 8466 #define LPTMR_CSR_TPP_MASK 0x8u
bogdanm 0:9b334a45a8ff 8467 #define LPTMR_CSR_TPP_SHIFT 3
bogdanm 0:9b334a45a8ff 8468 #define LPTMR_CSR_TPS_MASK 0x30u
bogdanm 0:9b334a45a8ff 8469 #define LPTMR_CSR_TPS_SHIFT 4
bogdanm 0:9b334a45a8ff 8470 #define LPTMR_CSR_TPS(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TPS_SHIFT))&LPTMR_CSR_TPS_MASK)
bogdanm 0:9b334a45a8ff 8471 #define LPTMR_CSR_TIE_MASK 0x40u
bogdanm 0:9b334a45a8ff 8472 #define LPTMR_CSR_TIE_SHIFT 6
bogdanm 0:9b334a45a8ff 8473 #define LPTMR_CSR_TCF_MASK 0x80u
bogdanm 0:9b334a45a8ff 8474 #define LPTMR_CSR_TCF_SHIFT 7
bogdanm 0:9b334a45a8ff 8475 /* PSR Bit Fields */
bogdanm 0:9b334a45a8ff 8476 #define LPTMR_PSR_PCS_MASK 0x3u
bogdanm 0:9b334a45a8ff 8477 #define LPTMR_PSR_PCS_SHIFT 0
bogdanm 0:9b334a45a8ff 8478 #define LPTMR_PSR_PCS(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PCS_SHIFT))&LPTMR_PSR_PCS_MASK)
bogdanm 0:9b334a45a8ff 8479 #define LPTMR_PSR_PBYP_MASK 0x4u
bogdanm 0:9b334a45a8ff 8480 #define LPTMR_PSR_PBYP_SHIFT 2
bogdanm 0:9b334a45a8ff 8481 #define LPTMR_PSR_PRESCALE_MASK 0x78u
bogdanm 0:9b334a45a8ff 8482 #define LPTMR_PSR_PRESCALE_SHIFT 3
bogdanm 0:9b334a45a8ff 8483 #define LPTMR_PSR_PRESCALE(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PRESCALE_SHIFT))&LPTMR_PSR_PRESCALE_MASK)
bogdanm 0:9b334a45a8ff 8484 /* CMR Bit Fields */
bogdanm 0:9b334a45a8ff 8485 #define LPTMR_CMR_COMPARE_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 8486 #define LPTMR_CMR_COMPARE_SHIFT 0
bogdanm 0:9b334a45a8ff 8487 #define LPTMR_CMR_COMPARE(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CMR_COMPARE_SHIFT))&LPTMR_CMR_COMPARE_MASK)
bogdanm 0:9b334a45a8ff 8488 /* CNR Bit Fields */
bogdanm 0:9b334a45a8ff 8489 #define LPTMR_CNR_COUNTER_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 8490 #define LPTMR_CNR_COUNTER_SHIFT 0
bogdanm 0:9b334a45a8ff 8491 #define LPTMR_CNR_COUNTER(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CNR_COUNTER_SHIFT))&LPTMR_CNR_COUNTER_MASK)
bogdanm 0:9b334a45a8ff 8492
bogdanm 0:9b334a45a8ff 8493 /*!
bogdanm 0:9b334a45a8ff 8494 * @}
bogdanm 0:9b334a45a8ff 8495 */ /* end of group LPTMR_Register_Masks */
bogdanm 0:9b334a45a8ff 8496
bogdanm 0:9b334a45a8ff 8497
bogdanm 0:9b334a45a8ff 8498 /* LPTMR - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 8499 /** Peripheral LPTMR0 base address */
bogdanm 0:9b334a45a8ff 8500 #define LPTMR0_BASE (0x40040000u)
bogdanm 0:9b334a45a8ff 8501 /** Peripheral LPTMR0 base pointer */
bogdanm 0:9b334a45a8ff 8502 #define LPTMR0 ((LPTMR_Type *)LPTMR0_BASE)
bogdanm 0:9b334a45a8ff 8503 #define LPTMR0_BASE_PTR (LPTMR0)
bogdanm 0:9b334a45a8ff 8504 /** Array initializer of LPTMR peripheral base addresses */
bogdanm 0:9b334a45a8ff 8505 #define LPTMR_BASE_ADDRS { LPTMR0_BASE }
bogdanm 0:9b334a45a8ff 8506 /** Array initializer of LPTMR peripheral base pointers */
bogdanm 0:9b334a45a8ff 8507 #define LPTMR_BASE_PTRS { LPTMR0 }
bogdanm 0:9b334a45a8ff 8508 /** Interrupt vectors for the LPTMR peripheral type */
bogdanm 0:9b334a45a8ff 8509 #define LPTMR_IRQS { LPTimer_IRQn }
bogdanm 0:9b334a45a8ff 8510
bogdanm 0:9b334a45a8ff 8511 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8512 -- LPTMR - Register accessor macros
bogdanm 0:9b334a45a8ff 8513 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8514
bogdanm 0:9b334a45a8ff 8515 /*!
bogdanm 0:9b334a45a8ff 8516 * @addtogroup LPTMR_Register_Accessor_Macros LPTMR - Register accessor macros
bogdanm 0:9b334a45a8ff 8517 * @{
bogdanm 0:9b334a45a8ff 8518 */
bogdanm 0:9b334a45a8ff 8519
bogdanm 0:9b334a45a8ff 8520
bogdanm 0:9b334a45a8ff 8521 /* LPTMR - Register instance definitions */
bogdanm 0:9b334a45a8ff 8522 /* LPTMR0 */
bogdanm 0:9b334a45a8ff 8523 #define LPTMR0_CSR LPTMR_CSR_REG(LPTMR0)
bogdanm 0:9b334a45a8ff 8524 #define LPTMR0_PSR LPTMR_PSR_REG(LPTMR0)
bogdanm 0:9b334a45a8ff 8525 #define LPTMR0_CMR LPTMR_CMR_REG(LPTMR0)
bogdanm 0:9b334a45a8ff 8526 #define LPTMR0_CNR LPTMR_CNR_REG(LPTMR0)
bogdanm 0:9b334a45a8ff 8527
bogdanm 0:9b334a45a8ff 8528 /*!
bogdanm 0:9b334a45a8ff 8529 * @}
bogdanm 0:9b334a45a8ff 8530 */ /* end of group LPTMR_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 8531
bogdanm 0:9b334a45a8ff 8532
bogdanm 0:9b334a45a8ff 8533 /*!
bogdanm 0:9b334a45a8ff 8534 * @}
bogdanm 0:9b334a45a8ff 8535 */ /* end of group LPTMR_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 8536
bogdanm 0:9b334a45a8ff 8537
bogdanm 0:9b334a45a8ff 8538 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8539 -- MCG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8540 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8541
bogdanm 0:9b334a45a8ff 8542 /*!
bogdanm 0:9b334a45a8ff 8543 * @addtogroup MCG_Peripheral_Access_Layer MCG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8544 * @{
bogdanm 0:9b334a45a8ff 8545 */
bogdanm 0:9b334a45a8ff 8546
bogdanm 0:9b334a45a8ff 8547 /** MCG - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 8548 typedef struct {
bogdanm 0:9b334a45a8ff 8549 __IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 8550 __IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 8551 __IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 8552 __IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 8553 __IO uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 8554 __IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
bogdanm 0:9b334a45a8ff 8555 __IO uint8_t S; /**< MCG Status Register, offset: 0x6 */
bogdanm 0:9b334a45a8ff 8556 uint8_t RESERVED_0[1];
bogdanm 0:9b334a45a8ff 8557 __IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 8558 uint8_t RESERVED_1[1];
bogdanm 0:9b334a45a8ff 8559 __IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
bogdanm 0:9b334a45a8ff 8560 __IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
bogdanm 0:9b334a45a8ff 8561 __IO uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 8562 __IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
bogdanm 0:9b334a45a8ff 8563 } MCG_Type, *MCG_MemMapPtr;
bogdanm 0:9b334a45a8ff 8564
bogdanm 0:9b334a45a8ff 8565 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8566 -- MCG - Register accessor macros
bogdanm 0:9b334a45a8ff 8567 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8568
bogdanm 0:9b334a45a8ff 8569 /*!
bogdanm 0:9b334a45a8ff 8570 * @addtogroup MCG_Register_Accessor_Macros MCG - Register accessor macros
bogdanm 0:9b334a45a8ff 8571 * @{
bogdanm 0:9b334a45a8ff 8572 */
bogdanm 0:9b334a45a8ff 8573
bogdanm 0:9b334a45a8ff 8574
bogdanm 0:9b334a45a8ff 8575 /* MCG - Register accessors */
bogdanm 0:9b334a45a8ff 8576 #define MCG_C1_REG(base) ((base)->C1)
bogdanm 0:9b334a45a8ff 8577 #define MCG_C2_REG(base) ((base)->C2)
bogdanm 0:9b334a45a8ff 8578 #define MCG_C3_REG(base) ((base)->C3)
bogdanm 0:9b334a45a8ff 8579 #define MCG_C4_REG(base) ((base)->C4)
bogdanm 0:9b334a45a8ff 8580 #define MCG_C5_REG(base) ((base)->C5)
bogdanm 0:9b334a45a8ff 8581 #define MCG_C6_REG(base) ((base)->C6)
bogdanm 0:9b334a45a8ff 8582 #define MCG_S_REG(base) ((base)->S)
bogdanm 0:9b334a45a8ff 8583 #define MCG_SC_REG(base) ((base)->SC)
bogdanm 0:9b334a45a8ff 8584 #define MCG_ATCVH_REG(base) ((base)->ATCVH)
bogdanm 0:9b334a45a8ff 8585 #define MCG_ATCVL_REG(base) ((base)->ATCVL)
bogdanm 0:9b334a45a8ff 8586 #define MCG_C7_REG(base) ((base)->C7)
bogdanm 0:9b334a45a8ff 8587 #define MCG_C8_REG(base) ((base)->C8)
bogdanm 0:9b334a45a8ff 8588
bogdanm 0:9b334a45a8ff 8589 /*!
bogdanm 0:9b334a45a8ff 8590 * @}
bogdanm 0:9b334a45a8ff 8591 */ /* end of group MCG_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 8592
bogdanm 0:9b334a45a8ff 8593
bogdanm 0:9b334a45a8ff 8594 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8595 -- MCG Register Masks
bogdanm 0:9b334a45a8ff 8596 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8597
bogdanm 0:9b334a45a8ff 8598 /*!
bogdanm 0:9b334a45a8ff 8599 * @addtogroup MCG_Register_Masks MCG Register Masks
bogdanm 0:9b334a45a8ff 8600 * @{
bogdanm 0:9b334a45a8ff 8601 */
bogdanm 0:9b334a45a8ff 8602
bogdanm 0:9b334a45a8ff 8603 /* C1 Bit Fields */
bogdanm 0:9b334a45a8ff 8604 #define MCG_C1_IREFSTEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 8605 #define MCG_C1_IREFSTEN_SHIFT 0
bogdanm 0:9b334a45a8ff 8606 #define MCG_C1_IRCLKEN_MASK 0x2u
bogdanm 0:9b334a45a8ff 8607 #define MCG_C1_IRCLKEN_SHIFT 1
bogdanm 0:9b334a45a8ff 8608 #define MCG_C1_IREFS_MASK 0x4u
bogdanm 0:9b334a45a8ff 8609 #define MCG_C1_IREFS_SHIFT 2
bogdanm 0:9b334a45a8ff 8610 #define MCG_C1_FRDIV_MASK 0x38u
bogdanm 0:9b334a45a8ff 8611 #define MCG_C1_FRDIV_SHIFT 3
bogdanm 0:9b334a45a8ff 8612 #define MCG_C1_FRDIV(x) (((uint8_t)(((uint8_t)(x))<<MCG_C1_FRDIV_SHIFT))&MCG_C1_FRDIV_MASK)
bogdanm 0:9b334a45a8ff 8613 #define MCG_C1_CLKS_MASK 0xC0u
bogdanm 0:9b334a45a8ff 8614 #define MCG_C1_CLKS_SHIFT 6
bogdanm 0:9b334a45a8ff 8615 #define MCG_C1_CLKS(x) (((uint8_t)(((uint8_t)(x))<<MCG_C1_CLKS_SHIFT))&MCG_C1_CLKS_MASK)
bogdanm 0:9b334a45a8ff 8616 /* C2 Bit Fields */
bogdanm 0:9b334a45a8ff 8617 #define MCG_C2_IRCS_MASK 0x1u
bogdanm 0:9b334a45a8ff 8618 #define MCG_C2_IRCS_SHIFT 0
bogdanm 0:9b334a45a8ff 8619 #define MCG_C2_LP_MASK 0x2u
bogdanm 0:9b334a45a8ff 8620 #define MCG_C2_LP_SHIFT 1
bogdanm 0:9b334a45a8ff 8621 #define MCG_C2_EREFS_MASK 0x4u
bogdanm 0:9b334a45a8ff 8622 #define MCG_C2_EREFS_SHIFT 2
bogdanm 0:9b334a45a8ff 8623 #define MCG_C2_HGO_MASK 0x8u
bogdanm 0:9b334a45a8ff 8624 #define MCG_C2_HGO_SHIFT 3
bogdanm 0:9b334a45a8ff 8625 #define MCG_C2_RANGE_MASK 0x30u
bogdanm 0:9b334a45a8ff 8626 #define MCG_C2_RANGE_SHIFT 4
bogdanm 0:9b334a45a8ff 8627 #define MCG_C2_RANGE(x) (((uint8_t)(((uint8_t)(x))<<MCG_C2_RANGE_SHIFT))&MCG_C2_RANGE_MASK)
bogdanm 0:9b334a45a8ff 8628 #define MCG_C2_FCFTRIM_MASK 0x40u
bogdanm 0:9b334a45a8ff 8629 #define MCG_C2_FCFTRIM_SHIFT 6
bogdanm 0:9b334a45a8ff 8630 #define MCG_C2_LOCRE0_MASK 0x80u
bogdanm 0:9b334a45a8ff 8631 #define MCG_C2_LOCRE0_SHIFT 7
bogdanm 0:9b334a45a8ff 8632 /* C3 Bit Fields */
bogdanm 0:9b334a45a8ff 8633 #define MCG_C3_SCTRIM_MASK 0xFFu
bogdanm 0:9b334a45a8ff 8634 #define MCG_C3_SCTRIM_SHIFT 0
bogdanm 0:9b334a45a8ff 8635 #define MCG_C3_SCTRIM(x) (((uint8_t)(((uint8_t)(x))<<MCG_C3_SCTRIM_SHIFT))&MCG_C3_SCTRIM_MASK)
bogdanm 0:9b334a45a8ff 8636 /* C4 Bit Fields */
bogdanm 0:9b334a45a8ff 8637 #define MCG_C4_SCFTRIM_MASK 0x1u
bogdanm 0:9b334a45a8ff 8638 #define MCG_C4_SCFTRIM_SHIFT 0
bogdanm 0:9b334a45a8ff 8639 #define MCG_C4_FCTRIM_MASK 0x1Eu
bogdanm 0:9b334a45a8ff 8640 #define MCG_C4_FCTRIM_SHIFT 1
bogdanm 0:9b334a45a8ff 8641 #define MCG_C4_FCTRIM(x) (((uint8_t)(((uint8_t)(x))<<MCG_C4_FCTRIM_SHIFT))&MCG_C4_FCTRIM_MASK)
bogdanm 0:9b334a45a8ff 8642 #define MCG_C4_DRST_DRS_MASK 0x60u
bogdanm 0:9b334a45a8ff 8643 #define MCG_C4_DRST_DRS_SHIFT 5
bogdanm 0:9b334a45a8ff 8644 #define MCG_C4_DRST_DRS(x) (((uint8_t)(((uint8_t)(x))<<MCG_C4_DRST_DRS_SHIFT))&MCG_C4_DRST_DRS_MASK)
bogdanm 0:9b334a45a8ff 8645 #define MCG_C4_DMX32_MASK 0x80u
bogdanm 0:9b334a45a8ff 8646 #define MCG_C4_DMX32_SHIFT 7
bogdanm 0:9b334a45a8ff 8647 /* C5 Bit Fields */
bogdanm 0:9b334a45a8ff 8648 #define MCG_C5_PRDIV0_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 8649 #define MCG_C5_PRDIV0_SHIFT 0
bogdanm 0:9b334a45a8ff 8650 #define MCG_C5_PRDIV0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C5_PRDIV0_SHIFT))&MCG_C5_PRDIV0_MASK)
bogdanm 0:9b334a45a8ff 8651 #define MCG_C5_PLLSTEN0_MASK 0x20u
bogdanm 0:9b334a45a8ff 8652 #define MCG_C5_PLLSTEN0_SHIFT 5
bogdanm 0:9b334a45a8ff 8653 #define MCG_C5_PLLCLKEN0_MASK 0x40u
bogdanm 0:9b334a45a8ff 8654 #define MCG_C5_PLLCLKEN0_SHIFT 6
bogdanm 0:9b334a45a8ff 8655 /* C6 Bit Fields */
bogdanm 0:9b334a45a8ff 8656 #define MCG_C6_VDIV0_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 8657 #define MCG_C6_VDIV0_SHIFT 0
bogdanm 0:9b334a45a8ff 8658 #define MCG_C6_VDIV0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C6_VDIV0_SHIFT))&MCG_C6_VDIV0_MASK)
bogdanm 0:9b334a45a8ff 8659 #define MCG_C6_CME0_MASK 0x20u
bogdanm 0:9b334a45a8ff 8660 #define MCG_C6_CME0_SHIFT 5
bogdanm 0:9b334a45a8ff 8661 #define MCG_C6_PLLS_MASK 0x40u
bogdanm 0:9b334a45a8ff 8662 #define MCG_C6_PLLS_SHIFT 6
bogdanm 0:9b334a45a8ff 8663 #define MCG_C6_LOLIE0_MASK 0x80u
bogdanm 0:9b334a45a8ff 8664 #define MCG_C6_LOLIE0_SHIFT 7
bogdanm 0:9b334a45a8ff 8665 /* S Bit Fields */
bogdanm 0:9b334a45a8ff 8666 #define MCG_S_IRCST_MASK 0x1u
bogdanm 0:9b334a45a8ff 8667 #define MCG_S_IRCST_SHIFT 0
bogdanm 0:9b334a45a8ff 8668 #define MCG_S_OSCINIT0_MASK 0x2u
bogdanm 0:9b334a45a8ff 8669 #define MCG_S_OSCINIT0_SHIFT 1
bogdanm 0:9b334a45a8ff 8670 #define MCG_S_CLKST_MASK 0xCu
bogdanm 0:9b334a45a8ff 8671 #define MCG_S_CLKST_SHIFT 2
bogdanm 0:9b334a45a8ff 8672 #define MCG_S_CLKST(x) (((uint8_t)(((uint8_t)(x))<<MCG_S_CLKST_SHIFT))&MCG_S_CLKST_MASK)
bogdanm 0:9b334a45a8ff 8673 #define MCG_S_IREFST_MASK 0x10u
bogdanm 0:9b334a45a8ff 8674 #define MCG_S_IREFST_SHIFT 4
bogdanm 0:9b334a45a8ff 8675 #define MCG_S_PLLST_MASK 0x20u
bogdanm 0:9b334a45a8ff 8676 #define MCG_S_PLLST_SHIFT 5
bogdanm 0:9b334a45a8ff 8677 #define MCG_S_LOCK0_MASK 0x40u
bogdanm 0:9b334a45a8ff 8678 #define MCG_S_LOCK0_SHIFT 6
bogdanm 0:9b334a45a8ff 8679 #define MCG_S_LOLS0_MASK 0x80u
bogdanm 0:9b334a45a8ff 8680 #define MCG_S_LOLS0_SHIFT 7
bogdanm 0:9b334a45a8ff 8681 /* SC Bit Fields */
bogdanm 0:9b334a45a8ff 8682 #define MCG_SC_LOCS0_MASK 0x1u
bogdanm 0:9b334a45a8ff 8683 #define MCG_SC_LOCS0_SHIFT 0
bogdanm 0:9b334a45a8ff 8684 #define MCG_SC_FCRDIV_MASK 0xEu
bogdanm 0:9b334a45a8ff 8685 #define MCG_SC_FCRDIV_SHIFT 1
bogdanm 0:9b334a45a8ff 8686 #define MCG_SC_FCRDIV(x) (((uint8_t)(((uint8_t)(x))<<MCG_SC_FCRDIV_SHIFT))&MCG_SC_FCRDIV_MASK)
bogdanm 0:9b334a45a8ff 8687 #define MCG_SC_FLTPRSRV_MASK 0x10u
bogdanm 0:9b334a45a8ff 8688 #define MCG_SC_FLTPRSRV_SHIFT 4
bogdanm 0:9b334a45a8ff 8689 #define MCG_SC_ATMF_MASK 0x20u
bogdanm 0:9b334a45a8ff 8690 #define MCG_SC_ATMF_SHIFT 5
bogdanm 0:9b334a45a8ff 8691 #define MCG_SC_ATMS_MASK 0x40u
bogdanm 0:9b334a45a8ff 8692 #define MCG_SC_ATMS_SHIFT 6
bogdanm 0:9b334a45a8ff 8693 #define MCG_SC_ATME_MASK 0x80u
bogdanm 0:9b334a45a8ff 8694 #define MCG_SC_ATME_SHIFT 7
bogdanm 0:9b334a45a8ff 8695 /* ATCVH Bit Fields */
bogdanm 0:9b334a45a8ff 8696 #define MCG_ATCVH_ATCVH_MASK 0xFFu
bogdanm 0:9b334a45a8ff 8697 #define MCG_ATCVH_ATCVH_SHIFT 0
bogdanm 0:9b334a45a8ff 8698 #define MCG_ATCVH_ATCVH(x) (((uint8_t)(((uint8_t)(x))<<MCG_ATCVH_ATCVH_SHIFT))&MCG_ATCVH_ATCVH_MASK)
bogdanm 0:9b334a45a8ff 8699 /* ATCVL Bit Fields */
bogdanm 0:9b334a45a8ff 8700 #define MCG_ATCVL_ATCVL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 8701 #define MCG_ATCVL_ATCVL_SHIFT 0
bogdanm 0:9b334a45a8ff 8702 #define MCG_ATCVL_ATCVL(x) (((uint8_t)(((uint8_t)(x))<<MCG_ATCVL_ATCVL_SHIFT))&MCG_ATCVL_ATCVL_MASK)
bogdanm 0:9b334a45a8ff 8703 /* C7 Bit Fields */
bogdanm 0:9b334a45a8ff 8704 #define MCG_C7_OSCSEL_MASK 0x3u
bogdanm 0:9b334a45a8ff 8705 #define MCG_C7_OSCSEL_SHIFT 0
bogdanm 0:9b334a45a8ff 8706 #define MCG_C7_OSCSEL(x) (((uint8_t)(((uint8_t)(x))<<MCG_C7_OSCSEL_SHIFT))&MCG_C7_OSCSEL_MASK)
bogdanm 0:9b334a45a8ff 8707 /* C8 Bit Fields */
bogdanm 0:9b334a45a8ff 8708 #define MCG_C8_LOCS1_MASK 0x1u
bogdanm 0:9b334a45a8ff 8709 #define MCG_C8_LOCS1_SHIFT 0
bogdanm 0:9b334a45a8ff 8710 #define MCG_C8_CME1_MASK 0x20u
bogdanm 0:9b334a45a8ff 8711 #define MCG_C8_CME1_SHIFT 5
bogdanm 0:9b334a45a8ff 8712 #define MCG_C8_LOLRE_MASK 0x40u
bogdanm 0:9b334a45a8ff 8713 #define MCG_C8_LOLRE_SHIFT 6
bogdanm 0:9b334a45a8ff 8714 #define MCG_C8_LOCRE1_MASK 0x80u
bogdanm 0:9b334a45a8ff 8715 #define MCG_C8_LOCRE1_SHIFT 7
bogdanm 0:9b334a45a8ff 8716
bogdanm 0:9b334a45a8ff 8717 /*!
bogdanm 0:9b334a45a8ff 8718 * @}
bogdanm 0:9b334a45a8ff 8719 */ /* end of group MCG_Register_Masks */
bogdanm 0:9b334a45a8ff 8720
bogdanm 0:9b334a45a8ff 8721
bogdanm 0:9b334a45a8ff 8722 /* MCG - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 8723 /** Peripheral MCG base address */
bogdanm 0:9b334a45a8ff 8724 #define MCG_BASE (0x40064000u)
bogdanm 0:9b334a45a8ff 8725 /** Peripheral MCG base pointer */
bogdanm 0:9b334a45a8ff 8726 #define MCG ((MCG_Type *)MCG_BASE)
bogdanm 0:9b334a45a8ff 8727 #define MCG_BASE_PTR (MCG)
bogdanm 0:9b334a45a8ff 8728 /** Array initializer of MCG peripheral base addresses */
bogdanm 0:9b334a45a8ff 8729 #define MCG_BASE_ADDRS { MCG_BASE }
bogdanm 0:9b334a45a8ff 8730 /** Array initializer of MCG peripheral base pointers */
bogdanm 0:9b334a45a8ff 8731 #define MCG_BASE_PTRS { MCG }
bogdanm 0:9b334a45a8ff 8732
bogdanm 0:9b334a45a8ff 8733 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8734 -- MCG - Register accessor macros
bogdanm 0:9b334a45a8ff 8735 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8736
bogdanm 0:9b334a45a8ff 8737 /*!
bogdanm 0:9b334a45a8ff 8738 * @addtogroup MCG_Register_Accessor_Macros MCG - Register accessor macros
bogdanm 0:9b334a45a8ff 8739 * @{
bogdanm 0:9b334a45a8ff 8740 */
bogdanm 0:9b334a45a8ff 8741
bogdanm 0:9b334a45a8ff 8742
bogdanm 0:9b334a45a8ff 8743 /* MCG - Register instance definitions */
bogdanm 0:9b334a45a8ff 8744 /* MCG */
bogdanm 0:9b334a45a8ff 8745 #define MCG_C1 MCG_C1_REG(MCG)
bogdanm 0:9b334a45a8ff 8746 #define MCG_C2 MCG_C2_REG(MCG)
bogdanm 0:9b334a45a8ff 8747 #define MCG_C3 MCG_C3_REG(MCG)
bogdanm 0:9b334a45a8ff 8748 #define MCG_C4 MCG_C4_REG(MCG)
bogdanm 0:9b334a45a8ff 8749 #define MCG_C5 MCG_C5_REG(MCG)
bogdanm 0:9b334a45a8ff 8750 #define MCG_C6 MCG_C6_REG(MCG)
bogdanm 0:9b334a45a8ff 8751 #define MCG_S MCG_S_REG(MCG)
bogdanm 0:9b334a45a8ff 8752 #define MCG_SC MCG_SC_REG(MCG)
bogdanm 0:9b334a45a8ff 8753 #define MCG_ATCVH MCG_ATCVH_REG(MCG)
bogdanm 0:9b334a45a8ff 8754 #define MCG_ATCVL MCG_ATCVL_REG(MCG)
bogdanm 0:9b334a45a8ff 8755 #define MCG_C7 MCG_C7_REG(MCG)
bogdanm 0:9b334a45a8ff 8756 #define MCG_C8 MCG_C8_REG(MCG)
bogdanm 0:9b334a45a8ff 8757
bogdanm 0:9b334a45a8ff 8758 /*!
bogdanm 0:9b334a45a8ff 8759 * @}
bogdanm 0:9b334a45a8ff 8760 */ /* end of group MCG_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 8761
bogdanm 0:9b334a45a8ff 8762
bogdanm 0:9b334a45a8ff 8763 /*!
bogdanm 0:9b334a45a8ff 8764 * @}
bogdanm 0:9b334a45a8ff 8765 */ /* end of group MCG_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 8766
bogdanm 0:9b334a45a8ff 8767
bogdanm 0:9b334a45a8ff 8768 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8769 -- MCM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8770 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8771
bogdanm 0:9b334a45a8ff 8772 /*!
bogdanm 0:9b334a45a8ff 8773 * @addtogroup MCM_Peripheral_Access_Layer MCM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8774 * @{
bogdanm 0:9b334a45a8ff 8775 */
bogdanm 0:9b334a45a8ff 8776
bogdanm 0:9b334a45a8ff 8777 /** MCM - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 8778 typedef struct {
bogdanm 0:9b334a45a8ff 8779 uint8_t RESERVED_0[8];
bogdanm 0:9b334a45a8ff 8780 __I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
bogdanm 0:9b334a45a8ff 8781 __I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
bogdanm 0:9b334a45a8ff 8782 __IO uint32_t CR; /**< Control Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 8783 __IO uint32_t ISCR; /**< Interrupt Status Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 8784 __IO uint32_t ETBCC; /**< ETB Counter Control register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 8785 __IO uint32_t ETBRL; /**< ETB Reload register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 8786 __I uint32_t ETBCNT; /**< ETB Counter Value register, offset: 0x1C */
bogdanm 0:9b334a45a8ff 8787 uint8_t RESERVED_1[16];
bogdanm 0:9b334a45a8ff 8788 __IO uint32_t PID; /**< Process ID register, offset: 0x30 */
bogdanm 0:9b334a45a8ff 8789 } MCM_Type, *MCM_MemMapPtr;
bogdanm 0:9b334a45a8ff 8790
bogdanm 0:9b334a45a8ff 8791 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8792 -- MCM - Register accessor macros
bogdanm 0:9b334a45a8ff 8793 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8794
bogdanm 0:9b334a45a8ff 8795 /*!
bogdanm 0:9b334a45a8ff 8796 * @addtogroup MCM_Register_Accessor_Macros MCM - Register accessor macros
bogdanm 0:9b334a45a8ff 8797 * @{
bogdanm 0:9b334a45a8ff 8798 */
bogdanm 0:9b334a45a8ff 8799
bogdanm 0:9b334a45a8ff 8800
bogdanm 0:9b334a45a8ff 8801 /* MCM - Register accessors */
bogdanm 0:9b334a45a8ff 8802 #define MCM_PLASC_REG(base) ((base)->PLASC)
bogdanm 0:9b334a45a8ff 8803 #define MCM_PLAMC_REG(base) ((base)->PLAMC)
bogdanm 0:9b334a45a8ff 8804 #define MCM_CR_REG(base) ((base)->CR)
bogdanm 0:9b334a45a8ff 8805 #define MCM_ISCR_REG(base) ((base)->ISCR)
bogdanm 0:9b334a45a8ff 8806 #define MCM_ETBCC_REG(base) ((base)->ETBCC)
bogdanm 0:9b334a45a8ff 8807 #define MCM_ETBRL_REG(base) ((base)->ETBRL)
bogdanm 0:9b334a45a8ff 8808 #define MCM_ETBCNT_REG(base) ((base)->ETBCNT)
bogdanm 0:9b334a45a8ff 8809 #define MCM_PID_REG(base) ((base)->PID)
bogdanm 0:9b334a45a8ff 8810
bogdanm 0:9b334a45a8ff 8811 /*!
bogdanm 0:9b334a45a8ff 8812 * @}
bogdanm 0:9b334a45a8ff 8813 */ /* end of group MCM_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 8814
bogdanm 0:9b334a45a8ff 8815
bogdanm 0:9b334a45a8ff 8816 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8817 -- MCM Register Masks
bogdanm 0:9b334a45a8ff 8818 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8819
bogdanm 0:9b334a45a8ff 8820 /*!
bogdanm 0:9b334a45a8ff 8821 * @addtogroup MCM_Register_Masks MCM Register Masks
bogdanm 0:9b334a45a8ff 8822 * @{
bogdanm 0:9b334a45a8ff 8823 */
bogdanm 0:9b334a45a8ff 8824
bogdanm 0:9b334a45a8ff 8825 /* PLASC Bit Fields */
bogdanm 0:9b334a45a8ff 8826 #define MCM_PLASC_ASC_MASK 0xFFu
bogdanm 0:9b334a45a8ff 8827 #define MCM_PLASC_ASC_SHIFT 0
bogdanm 0:9b334a45a8ff 8828 #define MCM_PLASC_ASC(x) (((uint16_t)(((uint16_t)(x))<<MCM_PLASC_ASC_SHIFT))&MCM_PLASC_ASC_MASK)
bogdanm 0:9b334a45a8ff 8829 /* PLAMC Bit Fields */
bogdanm 0:9b334a45a8ff 8830 #define MCM_PLAMC_AMC_MASK 0xFFu
bogdanm 0:9b334a45a8ff 8831 #define MCM_PLAMC_AMC_SHIFT 0
bogdanm 0:9b334a45a8ff 8832 #define MCM_PLAMC_AMC(x) (((uint16_t)(((uint16_t)(x))<<MCM_PLAMC_AMC_SHIFT))&MCM_PLAMC_AMC_MASK)
bogdanm 0:9b334a45a8ff 8833 /* CR Bit Fields */
bogdanm 0:9b334a45a8ff 8834 #define MCM_CR_SRAMUAP_MASK 0x3000000u
bogdanm 0:9b334a45a8ff 8835 #define MCM_CR_SRAMUAP_SHIFT 24
bogdanm 0:9b334a45a8ff 8836 #define MCM_CR_SRAMUAP(x) (((uint32_t)(((uint32_t)(x))<<MCM_CR_SRAMUAP_SHIFT))&MCM_CR_SRAMUAP_MASK)
bogdanm 0:9b334a45a8ff 8837 #define MCM_CR_SRAMUWP_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 8838 #define MCM_CR_SRAMUWP_SHIFT 26
bogdanm 0:9b334a45a8ff 8839 #define MCM_CR_SRAMLAP_MASK 0x30000000u
bogdanm 0:9b334a45a8ff 8840 #define MCM_CR_SRAMLAP_SHIFT 28
bogdanm 0:9b334a45a8ff 8841 #define MCM_CR_SRAMLAP(x) (((uint32_t)(((uint32_t)(x))<<MCM_CR_SRAMLAP_SHIFT))&MCM_CR_SRAMLAP_MASK)
bogdanm 0:9b334a45a8ff 8842 #define MCM_CR_SRAMLWP_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 8843 #define MCM_CR_SRAMLWP_SHIFT 30
bogdanm 0:9b334a45a8ff 8844 /* ISCR Bit Fields */
bogdanm 0:9b334a45a8ff 8845 #define MCM_ISCR_IRQ_MASK 0x2u
bogdanm 0:9b334a45a8ff 8846 #define MCM_ISCR_IRQ_SHIFT 1
bogdanm 0:9b334a45a8ff 8847 #define MCM_ISCR_NMI_MASK 0x4u
bogdanm 0:9b334a45a8ff 8848 #define MCM_ISCR_NMI_SHIFT 2
bogdanm 0:9b334a45a8ff 8849 #define MCM_ISCR_DHREQ_MASK 0x8u
bogdanm 0:9b334a45a8ff 8850 #define MCM_ISCR_DHREQ_SHIFT 3
bogdanm 0:9b334a45a8ff 8851 #define MCM_ISCR_FIOC_MASK 0x100u
bogdanm 0:9b334a45a8ff 8852 #define MCM_ISCR_FIOC_SHIFT 8
bogdanm 0:9b334a45a8ff 8853 #define MCM_ISCR_FDZC_MASK 0x200u
bogdanm 0:9b334a45a8ff 8854 #define MCM_ISCR_FDZC_SHIFT 9
bogdanm 0:9b334a45a8ff 8855 #define MCM_ISCR_FOFC_MASK 0x400u
bogdanm 0:9b334a45a8ff 8856 #define MCM_ISCR_FOFC_SHIFT 10
bogdanm 0:9b334a45a8ff 8857 #define MCM_ISCR_FUFC_MASK 0x800u
bogdanm 0:9b334a45a8ff 8858 #define MCM_ISCR_FUFC_SHIFT 11
bogdanm 0:9b334a45a8ff 8859 #define MCM_ISCR_FIXC_MASK 0x1000u
bogdanm 0:9b334a45a8ff 8860 #define MCM_ISCR_FIXC_SHIFT 12
bogdanm 0:9b334a45a8ff 8861 #define MCM_ISCR_FIDC_MASK 0x8000u
bogdanm 0:9b334a45a8ff 8862 #define MCM_ISCR_FIDC_SHIFT 15
bogdanm 0:9b334a45a8ff 8863 #define MCM_ISCR_FIOCE_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 8864 #define MCM_ISCR_FIOCE_SHIFT 24
bogdanm 0:9b334a45a8ff 8865 #define MCM_ISCR_FDZCE_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 8866 #define MCM_ISCR_FDZCE_SHIFT 25
bogdanm 0:9b334a45a8ff 8867 #define MCM_ISCR_FOFCE_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 8868 #define MCM_ISCR_FOFCE_SHIFT 26
bogdanm 0:9b334a45a8ff 8869 #define MCM_ISCR_FUFCE_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 8870 #define MCM_ISCR_FUFCE_SHIFT 27
bogdanm 0:9b334a45a8ff 8871 #define MCM_ISCR_FIXCE_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 8872 #define MCM_ISCR_FIXCE_SHIFT 28
bogdanm 0:9b334a45a8ff 8873 #define MCM_ISCR_FIDCE_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 8874 #define MCM_ISCR_FIDCE_SHIFT 31
bogdanm 0:9b334a45a8ff 8875 /* ETBCC Bit Fields */
bogdanm 0:9b334a45a8ff 8876 #define MCM_ETBCC_CNTEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 8877 #define MCM_ETBCC_CNTEN_SHIFT 0
bogdanm 0:9b334a45a8ff 8878 #define MCM_ETBCC_RSPT_MASK 0x6u
bogdanm 0:9b334a45a8ff 8879 #define MCM_ETBCC_RSPT_SHIFT 1
bogdanm 0:9b334a45a8ff 8880 #define MCM_ETBCC_RSPT(x) (((uint32_t)(((uint32_t)(x))<<MCM_ETBCC_RSPT_SHIFT))&MCM_ETBCC_RSPT_MASK)
bogdanm 0:9b334a45a8ff 8881 #define MCM_ETBCC_RLRQ_MASK 0x8u
bogdanm 0:9b334a45a8ff 8882 #define MCM_ETBCC_RLRQ_SHIFT 3
bogdanm 0:9b334a45a8ff 8883 #define MCM_ETBCC_ETDIS_MASK 0x10u
bogdanm 0:9b334a45a8ff 8884 #define MCM_ETBCC_ETDIS_SHIFT 4
bogdanm 0:9b334a45a8ff 8885 #define MCM_ETBCC_ITDIS_MASK 0x20u
bogdanm 0:9b334a45a8ff 8886 #define MCM_ETBCC_ITDIS_SHIFT 5
bogdanm 0:9b334a45a8ff 8887 /* ETBRL Bit Fields */
bogdanm 0:9b334a45a8ff 8888 #define MCM_ETBRL_RELOAD_MASK 0x7FFu
bogdanm 0:9b334a45a8ff 8889 #define MCM_ETBRL_RELOAD_SHIFT 0
bogdanm 0:9b334a45a8ff 8890 #define MCM_ETBRL_RELOAD(x) (((uint32_t)(((uint32_t)(x))<<MCM_ETBRL_RELOAD_SHIFT))&MCM_ETBRL_RELOAD_MASK)
bogdanm 0:9b334a45a8ff 8891 /* ETBCNT Bit Fields */
bogdanm 0:9b334a45a8ff 8892 #define MCM_ETBCNT_COUNTER_MASK 0x7FFu
bogdanm 0:9b334a45a8ff 8893 #define MCM_ETBCNT_COUNTER_SHIFT 0
bogdanm 0:9b334a45a8ff 8894 #define MCM_ETBCNT_COUNTER(x) (((uint32_t)(((uint32_t)(x))<<MCM_ETBCNT_COUNTER_SHIFT))&MCM_ETBCNT_COUNTER_MASK)
bogdanm 0:9b334a45a8ff 8895 /* PID Bit Fields */
bogdanm 0:9b334a45a8ff 8896 #define MCM_PID_PID_MASK 0xFFu
bogdanm 0:9b334a45a8ff 8897 #define MCM_PID_PID_SHIFT 0
bogdanm 0:9b334a45a8ff 8898 #define MCM_PID_PID(x) (((uint32_t)(((uint32_t)(x))<<MCM_PID_PID_SHIFT))&MCM_PID_PID_MASK)
bogdanm 0:9b334a45a8ff 8899
bogdanm 0:9b334a45a8ff 8900 /*!
bogdanm 0:9b334a45a8ff 8901 * @}
bogdanm 0:9b334a45a8ff 8902 */ /* end of group MCM_Register_Masks */
bogdanm 0:9b334a45a8ff 8903
bogdanm 0:9b334a45a8ff 8904
bogdanm 0:9b334a45a8ff 8905 /* MCM - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 8906 /** Peripheral MCM base address */
bogdanm 0:9b334a45a8ff 8907 #define MCM_BASE (0xE0080000u)
bogdanm 0:9b334a45a8ff 8908 /** Peripheral MCM base pointer */
bogdanm 0:9b334a45a8ff 8909 #define MCM ((MCM_Type *)MCM_BASE)
bogdanm 0:9b334a45a8ff 8910 #define MCM_BASE_PTR (MCM)
bogdanm 0:9b334a45a8ff 8911 /** Array initializer of MCM peripheral base addresses */
bogdanm 0:9b334a45a8ff 8912 #define MCM_BASE_ADDRS { MCM_BASE }
bogdanm 0:9b334a45a8ff 8913 /** Array initializer of MCM peripheral base pointers */
bogdanm 0:9b334a45a8ff 8914 #define MCM_BASE_PTRS { MCM }
bogdanm 0:9b334a45a8ff 8915
bogdanm 0:9b334a45a8ff 8916 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8917 -- MCM - Register accessor macros
bogdanm 0:9b334a45a8ff 8918 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8919
bogdanm 0:9b334a45a8ff 8920 /*!
bogdanm 0:9b334a45a8ff 8921 * @addtogroup MCM_Register_Accessor_Macros MCM - Register accessor macros
bogdanm 0:9b334a45a8ff 8922 * @{
bogdanm 0:9b334a45a8ff 8923 */
bogdanm 0:9b334a45a8ff 8924
bogdanm 0:9b334a45a8ff 8925
bogdanm 0:9b334a45a8ff 8926 /* MCM - Register instance definitions */
bogdanm 0:9b334a45a8ff 8927 /* MCM */
bogdanm 0:9b334a45a8ff 8928 #define MCM_PLASC MCM_PLASC_REG(MCM)
bogdanm 0:9b334a45a8ff 8929 #define MCM_PLAMC MCM_PLAMC_REG(MCM)
bogdanm 0:9b334a45a8ff 8930 #define MCM_CR MCM_CR_REG(MCM)
bogdanm 0:9b334a45a8ff 8931 #define MCM_ISCR MCM_ISCR_REG(MCM)
bogdanm 0:9b334a45a8ff 8932 #define MCM_ETBCC MCM_ETBCC_REG(MCM)
bogdanm 0:9b334a45a8ff 8933 #define MCM_ETBRL MCM_ETBRL_REG(MCM)
bogdanm 0:9b334a45a8ff 8934 #define MCM_ETBCNT MCM_ETBCNT_REG(MCM)
bogdanm 0:9b334a45a8ff 8935 #define MCM_PID MCM_PID_REG(MCM)
bogdanm 0:9b334a45a8ff 8936
bogdanm 0:9b334a45a8ff 8937 /*!
bogdanm 0:9b334a45a8ff 8938 * @}
bogdanm 0:9b334a45a8ff 8939 */ /* end of group MCM_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 8940
bogdanm 0:9b334a45a8ff 8941
bogdanm 0:9b334a45a8ff 8942 /*!
bogdanm 0:9b334a45a8ff 8943 * @}
bogdanm 0:9b334a45a8ff 8944 */ /* end of group MCM_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 8945
bogdanm 0:9b334a45a8ff 8946
bogdanm 0:9b334a45a8ff 8947 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8948 -- MPU Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8949 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8950
bogdanm 0:9b334a45a8ff 8951 /*!
bogdanm 0:9b334a45a8ff 8952 * @addtogroup MPU_Peripheral_Access_Layer MPU Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8953 * @{
bogdanm 0:9b334a45a8ff 8954 */
bogdanm 0:9b334a45a8ff 8955
bogdanm 0:9b334a45a8ff 8956 /** MPU - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 8957 typedef struct {
bogdanm 0:9b334a45a8ff 8958 __IO uint32_t CESR; /**< Control/Error Status Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 8959 uint8_t RESERVED_0[12];
bogdanm 0:9b334a45a8ff 8960 struct { /* offset: 0x10, array step: 0x8 */
bogdanm 0:9b334a45a8ff 8961 __I uint32_t EAR; /**< Error Address Register, slave port n, array offset: 0x10, array step: 0x8 */
bogdanm 0:9b334a45a8ff 8962 __I uint32_t EDR; /**< Error Detail Register, slave port n, array offset: 0x14, array step: 0x8 */
bogdanm 0:9b334a45a8ff 8963 } SP[5];
bogdanm 0:9b334a45a8ff 8964 uint8_t RESERVED_1[968];
bogdanm 0:9b334a45a8ff 8965 __IO uint32_t WORD[12][4]; /**< Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset: 0x400, array step: index*0x10, index2*0x4 */
bogdanm 0:9b334a45a8ff 8966 uint8_t RESERVED_2[832];
bogdanm 0:9b334a45a8ff 8967 __IO uint32_t RGDAAC[12]; /**< Region Descriptor Alternate Access Control n, array offset: 0x800, array step: 0x4 */
bogdanm 0:9b334a45a8ff 8968 } MPU_Type, *MPU_MemMapPtr;
bogdanm 0:9b334a45a8ff 8969
bogdanm 0:9b334a45a8ff 8970 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8971 -- MPU - Register accessor macros
bogdanm 0:9b334a45a8ff 8972 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8973
bogdanm 0:9b334a45a8ff 8974 /*!
bogdanm 0:9b334a45a8ff 8975 * @addtogroup MPU_Register_Accessor_Macros MPU - Register accessor macros
bogdanm 0:9b334a45a8ff 8976 * @{
bogdanm 0:9b334a45a8ff 8977 */
bogdanm 0:9b334a45a8ff 8978
bogdanm 0:9b334a45a8ff 8979
bogdanm 0:9b334a45a8ff 8980 /* MPU - Register accessors */
bogdanm 0:9b334a45a8ff 8981 #define MPU_CESR_REG(base) ((base)->CESR)
bogdanm 0:9b334a45a8ff 8982 #define MPU_EAR_REG(base,index) ((base)->SP[index].EAR)
bogdanm 0:9b334a45a8ff 8983 #define MPU_EDR_REG(base,index) ((base)->SP[index].EDR)
bogdanm 0:9b334a45a8ff 8984 #define MPU_WORD_REG(base,index,index2) ((base)->WORD[index][index2])
bogdanm 0:9b334a45a8ff 8985 #define MPU_RGDAAC_REG(base,index) ((base)->RGDAAC[index])
bogdanm 0:9b334a45a8ff 8986
bogdanm 0:9b334a45a8ff 8987 /*!
bogdanm 0:9b334a45a8ff 8988 * @}
bogdanm 0:9b334a45a8ff 8989 */ /* end of group MPU_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 8990
bogdanm 0:9b334a45a8ff 8991
bogdanm 0:9b334a45a8ff 8992 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8993 -- MPU Register Masks
bogdanm 0:9b334a45a8ff 8994 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8995
bogdanm 0:9b334a45a8ff 8996 /*!
bogdanm 0:9b334a45a8ff 8997 * @addtogroup MPU_Register_Masks MPU Register Masks
bogdanm 0:9b334a45a8ff 8998 * @{
bogdanm 0:9b334a45a8ff 8999 */
bogdanm 0:9b334a45a8ff 9000
bogdanm 0:9b334a45a8ff 9001 /* CESR Bit Fields */
bogdanm 0:9b334a45a8ff 9002 #define MPU_CESR_VLD_MASK 0x1u
bogdanm 0:9b334a45a8ff 9003 #define MPU_CESR_VLD_SHIFT 0
bogdanm 0:9b334a45a8ff 9004 #define MPU_CESR_NRGD_MASK 0xF00u
bogdanm 0:9b334a45a8ff 9005 #define MPU_CESR_NRGD_SHIFT 8
bogdanm 0:9b334a45a8ff 9006 #define MPU_CESR_NRGD(x) (((uint32_t)(((uint32_t)(x))<<MPU_CESR_NRGD_SHIFT))&MPU_CESR_NRGD_MASK)
bogdanm 0:9b334a45a8ff 9007 #define MPU_CESR_NSP_MASK 0xF000u
bogdanm 0:9b334a45a8ff 9008 #define MPU_CESR_NSP_SHIFT 12
bogdanm 0:9b334a45a8ff 9009 #define MPU_CESR_NSP(x) (((uint32_t)(((uint32_t)(x))<<MPU_CESR_NSP_SHIFT))&MPU_CESR_NSP_MASK)
bogdanm 0:9b334a45a8ff 9010 #define MPU_CESR_HRL_MASK 0xF0000u
bogdanm 0:9b334a45a8ff 9011 #define MPU_CESR_HRL_SHIFT 16
bogdanm 0:9b334a45a8ff 9012 #define MPU_CESR_HRL(x) (((uint32_t)(((uint32_t)(x))<<MPU_CESR_HRL_SHIFT))&MPU_CESR_HRL_MASK)
bogdanm 0:9b334a45a8ff 9013 #define MPU_CESR_SPERR_MASK 0xF8000000u
bogdanm 0:9b334a45a8ff 9014 #define MPU_CESR_SPERR_SHIFT 27
bogdanm 0:9b334a45a8ff 9015 #define MPU_CESR_SPERR(x) (((uint32_t)(((uint32_t)(x))<<MPU_CESR_SPERR_SHIFT))&MPU_CESR_SPERR_MASK)
bogdanm 0:9b334a45a8ff 9016 /* EAR Bit Fields */
bogdanm 0:9b334a45a8ff 9017 #define MPU_EAR_EADDR_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 9018 #define MPU_EAR_EADDR_SHIFT 0
bogdanm 0:9b334a45a8ff 9019 #define MPU_EAR_EADDR(x) (((uint32_t)(((uint32_t)(x))<<MPU_EAR_EADDR_SHIFT))&MPU_EAR_EADDR_MASK)
bogdanm 0:9b334a45a8ff 9020 /* EDR Bit Fields */
bogdanm 0:9b334a45a8ff 9021 #define MPU_EDR_ERW_MASK 0x1u
bogdanm 0:9b334a45a8ff 9022 #define MPU_EDR_ERW_SHIFT 0
bogdanm 0:9b334a45a8ff 9023 #define MPU_EDR_EATTR_MASK 0xEu
bogdanm 0:9b334a45a8ff 9024 #define MPU_EDR_EATTR_SHIFT 1
bogdanm 0:9b334a45a8ff 9025 #define MPU_EDR_EATTR(x) (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EATTR_SHIFT))&MPU_EDR_EATTR_MASK)
bogdanm 0:9b334a45a8ff 9026 #define MPU_EDR_EMN_MASK 0xF0u
bogdanm 0:9b334a45a8ff 9027 #define MPU_EDR_EMN_SHIFT 4
bogdanm 0:9b334a45a8ff 9028 #define MPU_EDR_EMN(x) (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EMN_SHIFT))&MPU_EDR_EMN_MASK)
bogdanm 0:9b334a45a8ff 9029 #define MPU_EDR_EPID_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 9030 #define MPU_EDR_EPID_SHIFT 8
bogdanm 0:9b334a45a8ff 9031 #define MPU_EDR_EPID(x) (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EPID_SHIFT))&MPU_EDR_EPID_MASK)
bogdanm 0:9b334a45a8ff 9032 #define MPU_EDR_EACD_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 9033 #define MPU_EDR_EACD_SHIFT 16
bogdanm 0:9b334a45a8ff 9034 #define MPU_EDR_EACD(x) (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EACD_SHIFT))&MPU_EDR_EACD_MASK)
bogdanm 0:9b334a45a8ff 9035 /* WORD Bit Fields */
bogdanm 0:9b334a45a8ff 9036 #define MPU_WORD_VLD_MASK 0x1u
bogdanm 0:9b334a45a8ff 9037 #define MPU_WORD_VLD_SHIFT 0
bogdanm 0:9b334a45a8ff 9038 #define MPU_WORD_M0UM_MASK 0x7u
bogdanm 0:9b334a45a8ff 9039 #define MPU_WORD_M0UM_SHIFT 0
bogdanm 0:9b334a45a8ff 9040 #define MPU_WORD_M0UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M0UM_SHIFT))&MPU_WORD_M0UM_MASK)
bogdanm 0:9b334a45a8ff 9041 #define MPU_WORD_M0SM_MASK 0x18u
bogdanm 0:9b334a45a8ff 9042 #define MPU_WORD_M0SM_SHIFT 3
bogdanm 0:9b334a45a8ff 9043 #define MPU_WORD_M0SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M0SM_SHIFT))&MPU_WORD_M0SM_MASK)
bogdanm 0:9b334a45a8ff 9044 #define MPU_WORD_M0PE_MASK 0x20u
bogdanm 0:9b334a45a8ff 9045 #define MPU_WORD_M0PE_SHIFT 5
bogdanm 0:9b334a45a8ff 9046 #define MPU_WORD_ENDADDR_MASK 0xFFFFFFE0u
bogdanm 0:9b334a45a8ff 9047 #define MPU_WORD_ENDADDR_SHIFT 5
bogdanm 0:9b334a45a8ff 9048 #define MPU_WORD_ENDADDR(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_ENDADDR_SHIFT))&MPU_WORD_ENDADDR_MASK)
bogdanm 0:9b334a45a8ff 9049 #define MPU_WORD_SRTADDR_MASK 0xFFFFFFE0u
bogdanm 0:9b334a45a8ff 9050 #define MPU_WORD_SRTADDR_SHIFT 5
bogdanm 0:9b334a45a8ff 9051 #define MPU_WORD_SRTADDR(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_SRTADDR_SHIFT))&MPU_WORD_SRTADDR_MASK)
bogdanm 0:9b334a45a8ff 9052 #define MPU_WORD_M1UM_MASK 0x1C0u
bogdanm 0:9b334a45a8ff 9053 #define MPU_WORD_M1UM_SHIFT 6
bogdanm 0:9b334a45a8ff 9054 #define MPU_WORD_M1UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M1UM_SHIFT))&MPU_WORD_M1UM_MASK)
bogdanm 0:9b334a45a8ff 9055 #define MPU_WORD_M1SM_MASK 0x600u
bogdanm 0:9b334a45a8ff 9056 #define MPU_WORD_M1SM_SHIFT 9
bogdanm 0:9b334a45a8ff 9057 #define MPU_WORD_M1SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M1SM_SHIFT))&MPU_WORD_M1SM_MASK)
bogdanm 0:9b334a45a8ff 9058 #define MPU_WORD_M1PE_MASK 0x800u
bogdanm 0:9b334a45a8ff 9059 #define MPU_WORD_M1PE_SHIFT 11
bogdanm 0:9b334a45a8ff 9060 #define MPU_WORD_M2UM_MASK 0x7000u
bogdanm 0:9b334a45a8ff 9061 #define MPU_WORD_M2UM_SHIFT 12
bogdanm 0:9b334a45a8ff 9062 #define MPU_WORD_M2UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M2UM_SHIFT))&MPU_WORD_M2UM_MASK)
bogdanm 0:9b334a45a8ff 9063 #define MPU_WORD_M2SM_MASK 0x18000u
bogdanm 0:9b334a45a8ff 9064 #define MPU_WORD_M2SM_SHIFT 15
bogdanm 0:9b334a45a8ff 9065 #define MPU_WORD_M2SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M2SM_SHIFT))&MPU_WORD_M2SM_MASK)
bogdanm 0:9b334a45a8ff 9066 #define MPU_WORD_PIDMASK_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 9067 #define MPU_WORD_PIDMASK_SHIFT 16
bogdanm 0:9b334a45a8ff 9068 #define MPU_WORD_PIDMASK(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_PIDMASK_SHIFT))&MPU_WORD_PIDMASK_MASK)
bogdanm 0:9b334a45a8ff 9069 #define MPU_WORD_M2PE_MASK 0x20000u
bogdanm 0:9b334a45a8ff 9070 #define MPU_WORD_M2PE_SHIFT 17
bogdanm 0:9b334a45a8ff 9071 #define MPU_WORD_M3UM_MASK 0x1C0000u
bogdanm 0:9b334a45a8ff 9072 #define MPU_WORD_M3UM_SHIFT 18
bogdanm 0:9b334a45a8ff 9073 #define MPU_WORD_M3UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M3UM_SHIFT))&MPU_WORD_M3UM_MASK)
bogdanm 0:9b334a45a8ff 9074 #define MPU_WORD_M3SM_MASK 0x600000u
bogdanm 0:9b334a45a8ff 9075 #define MPU_WORD_M3SM_SHIFT 21
bogdanm 0:9b334a45a8ff 9076 #define MPU_WORD_M3SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M3SM_SHIFT))&MPU_WORD_M3SM_MASK)
bogdanm 0:9b334a45a8ff 9077 #define MPU_WORD_M3PE_MASK 0x800000u
bogdanm 0:9b334a45a8ff 9078 #define MPU_WORD_M3PE_SHIFT 23
bogdanm 0:9b334a45a8ff 9079 #define MPU_WORD_PID_MASK 0xFF000000u
bogdanm 0:9b334a45a8ff 9080 #define MPU_WORD_PID_SHIFT 24
bogdanm 0:9b334a45a8ff 9081 #define MPU_WORD_PID(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_PID_SHIFT))&MPU_WORD_PID_MASK)
bogdanm 0:9b334a45a8ff 9082 #define MPU_WORD_M4WE_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 9083 #define MPU_WORD_M4WE_SHIFT 24
bogdanm 0:9b334a45a8ff 9084 #define MPU_WORD_M4RE_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 9085 #define MPU_WORD_M4RE_SHIFT 25
bogdanm 0:9b334a45a8ff 9086 #define MPU_WORD_M5WE_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 9087 #define MPU_WORD_M5WE_SHIFT 26
bogdanm 0:9b334a45a8ff 9088 #define MPU_WORD_M5RE_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 9089 #define MPU_WORD_M5RE_SHIFT 27
bogdanm 0:9b334a45a8ff 9090 #define MPU_WORD_M6WE_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 9091 #define MPU_WORD_M6WE_SHIFT 28
bogdanm 0:9b334a45a8ff 9092 #define MPU_WORD_M6RE_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 9093 #define MPU_WORD_M6RE_SHIFT 29
bogdanm 0:9b334a45a8ff 9094 #define MPU_WORD_M7WE_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 9095 #define MPU_WORD_M7WE_SHIFT 30
bogdanm 0:9b334a45a8ff 9096 #define MPU_WORD_M7RE_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 9097 #define MPU_WORD_M7RE_SHIFT 31
bogdanm 0:9b334a45a8ff 9098 /* RGDAAC Bit Fields */
bogdanm 0:9b334a45a8ff 9099 #define MPU_RGDAAC_M0UM_MASK 0x7u
bogdanm 0:9b334a45a8ff 9100 #define MPU_RGDAAC_M0UM_SHIFT 0
bogdanm 0:9b334a45a8ff 9101 #define MPU_RGDAAC_M0UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M0UM_SHIFT))&MPU_RGDAAC_M0UM_MASK)
bogdanm 0:9b334a45a8ff 9102 #define MPU_RGDAAC_M0SM_MASK 0x18u
bogdanm 0:9b334a45a8ff 9103 #define MPU_RGDAAC_M0SM_SHIFT 3
bogdanm 0:9b334a45a8ff 9104 #define MPU_RGDAAC_M0SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M0SM_SHIFT))&MPU_RGDAAC_M0SM_MASK)
bogdanm 0:9b334a45a8ff 9105 #define MPU_RGDAAC_M0PE_MASK 0x20u
bogdanm 0:9b334a45a8ff 9106 #define MPU_RGDAAC_M0PE_SHIFT 5
bogdanm 0:9b334a45a8ff 9107 #define MPU_RGDAAC_M1UM_MASK 0x1C0u
bogdanm 0:9b334a45a8ff 9108 #define MPU_RGDAAC_M1UM_SHIFT 6
bogdanm 0:9b334a45a8ff 9109 #define MPU_RGDAAC_M1UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M1UM_SHIFT))&MPU_RGDAAC_M1UM_MASK)
bogdanm 0:9b334a45a8ff 9110 #define MPU_RGDAAC_M1SM_MASK 0x600u
bogdanm 0:9b334a45a8ff 9111 #define MPU_RGDAAC_M1SM_SHIFT 9
bogdanm 0:9b334a45a8ff 9112 #define MPU_RGDAAC_M1SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M1SM_SHIFT))&MPU_RGDAAC_M1SM_MASK)
bogdanm 0:9b334a45a8ff 9113 #define MPU_RGDAAC_M1PE_MASK 0x800u
bogdanm 0:9b334a45a8ff 9114 #define MPU_RGDAAC_M1PE_SHIFT 11
bogdanm 0:9b334a45a8ff 9115 #define MPU_RGDAAC_M2UM_MASK 0x7000u
bogdanm 0:9b334a45a8ff 9116 #define MPU_RGDAAC_M2UM_SHIFT 12
bogdanm 0:9b334a45a8ff 9117 #define MPU_RGDAAC_M2UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M2UM_SHIFT))&MPU_RGDAAC_M2UM_MASK)
bogdanm 0:9b334a45a8ff 9118 #define MPU_RGDAAC_M2SM_MASK 0x18000u
bogdanm 0:9b334a45a8ff 9119 #define MPU_RGDAAC_M2SM_SHIFT 15
bogdanm 0:9b334a45a8ff 9120 #define MPU_RGDAAC_M2SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M2SM_SHIFT))&MPU_RGDAAC_M2SM_MASK)
bogdanm 0:9b334a45a8ff 9121 #define MPU_RGDAAC_M2PE_MASK 0x20000u
bogdanm 0:9b334a45a8ff 9122 #define MPU_RGDAAC_M2PE_SHIFT 17
bogdanm 0:9b334a45a8ff 9123 #define MPU_RGDAAC_M3UM_MASK 0x1C0000u
bogdanm 0:9b334a45a8ff 9124 #define MPU_RGDAAC_M3UM_SHIFT 18
bogdanm 0:9b334a45a8ff 9125 #define MPU_RGDAAC_M3UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M3UM_SHIFT))&MPU_RGDAAC_M3UM_MASK)
bogdanm 0:9b334a45a8ff 9126 #define MPU_RGDAAC_M3SM_MASK 0x600000u
bogdanm 0:9b334a45a8ff 9127 #define MPU_RGDAAC_M3SM_SHIFT 21
bogdanm 0:9b334a45a8ff 9128 #define MPU_RGDAAC_M3SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M3SM_SHIFT))&MPU_RGDAAC_M3SM_MASK)
bogdanm 0:9b334a45a8ff 9129 #define MPU_RGDAAC_M3PE_MASK 0x800000u
bogdanm 0:9b334a45a8ff 9130 #define MPU_RGDAAC_M3PE_SHIFT 23
bogdanm 0:9b334a45a8ff 9131 #define MPU_RGDAAC_M4WE_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 9132 #define MPU_RGDAAC_M4WE_SHIFT 24
bogdanm 0:9b334a45a8ff 9133 #define MPU_RGDAAC_M4RE_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 9134 #define MPU_RGDAAC_M4RE_SHIFT 25
bogdanm 0:9b334a45a8ff 9135 #define MPU_RGDAAC_M5WE_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 9136 #define MPU_RGDAAC_M5WE_SHIFT 26
bogdanm 0:9b334a45a8ff 9137 #define MPU_RGDAAC_M5RE_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 9138 #define MPU_RGDAAC_M5RE_SHIFT 27
bogdanm 0:9b334a45a8ff 9139 #define MPU_RGDAAC_M6WE_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 9140 #define MPU_RGDAAC_M6WE_SHIFT 28
bogdanm 0:9b334a45a8ff 9141 #define MPU_RGDAAC_M6RE_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 9142 #define MPU_RGDAAC_M6RE_SHIFT 29
bogdanm 0:9b334a45a8ff 9143 #define MPU_RGDAAC_M7WE_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 9144 #define MPU_RGDAAC_M7WE_SHIFT 30
bogdanm 0:9b334a45a8ff 9145 #define MPU_RGDAAC_M7RE_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 9146 #define MPU_RGDAAC_M7RE_SHIFT 31
bogdanm 0:9b334a45a8ff 9147
bogdanm 0:9b334a45a8ff 9148 /*!
bogdanm 0:9b334a45a8ff 9149 * @}
bogdanm 0:9b334a45a8ff 9150 */ /* end of group MPU_Register_Masks */
bogdanm 0:9b334a45a8ff 9151
bogdanm 0:9b334a45a8ff 9152
bogdanm 0:9b334a45a8ff 9153 /* MPU - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 9154 /** Peripheral MPU base address */
bogdanm 0:9b334a45a8ff 9155 #define MPU_BASE (0x4000D000u)
bogdanm 0:9b334a45a8ff 9156 /** Peripheral MPU base pointer */
bogdanm 0:9b334a45a8ff 9157 #define MPU ((MPU_Type *)MPU_BASE)
bogdanm 0:9b334a45a8ff 9158 #define MPU_BASE_PTR (MPU)
bogdanm 0:9b334a45a8ff 9159 /** Array initializer of MPU peripheral base addresses */
bogdanm 0:9b334a45a8ff 9160 #define MPU_BASE_ADDRS { MPU_BASE }
bogdanm 0:9b334a45a8ff 9161 /** Array initializer of MPU peripheral base pointers */
bogdanm 0:9b334a45a8ff 9162 #define MPU_BASE_PTRS { MPU }
bogdanm 0:9b334a45a8ff 9163
bogdanm 0:9b334a45a8ff 9164 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9165 -- MPU - Register accessor macros
bogdanm 0:9b334a45a8ff 9166 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9167
bogdanm 0:9b334a45a8ff 9168 /*!
bogdanm 0:9b334a45a8ff 9169 * @addtogroup MPU_Register_Accessor_Macros MPU - Register accessor macros
bogdanm 0:9b334a45a8ff 9170 * @{
bogdanm 0:9b334a45a8ff 9171 */
bogdanm 0:9b334a45a8ff 9172
bogdanm 0:9b334a45a8ff 9173
bogdanm 0:9b334a45a8ff 9174 /* MPU - Register instance definitions */
bogdanm 0:9b334a45a8ff 9175 /* MPU */
bogdanm 0:9b334a45a8ff 9176 #define MPU_CESR MPU_CESR_REG(MPU)
bogdanm 0:9b334a45a8ff 9177 #define MPU_EAR0 MPU_EAR_REG(MPU,0)
bogdanm 0:9b334a45a8ff 9178 #define MPU_EDR0 MPU_EDR_REG(MPU,0)
bogdanm 0:9b334a45a8ff 9179 #define MPU_EAR1 MPU_EAR_REG(MPU,1)
bogdanm 0:9b334a45a8ff 9180 #define MPU_EDR1 MPU_EDR_REG(MPU,1)
bogdanm 0:9b334a45a8ff 9181 #define MPU_EAR2 MPU_EAR_REG(MPU,2)
bogdanm 0:9b334a45a8ff 9182 #define MPU_EDR2 MPU_EDR_REG(MPU,2)
bogdanm 0:9b334a45a8ff 9183 #define MPU_EAR3 MPU_EAR_REG(MPU,3)
bogdanm 0:9b334a45a8ff 9184 #define MPU_EDR3 MPU_EDR_REG(MPU,3)
bogdanm 0:9b334a45a8ff 9185 #define MPU_EAR4 MPU_EAR_REG(MPU,4)
bogdanm 0:9b334a45a8ff 9186 #define MPU_EDR4 MPU_EDR_REG(MPU,4)
bogdanm 0:9b334a45a8ff 9187 #define MPU_RGD0_WORD0 MPU_WORD_REG(MPU,0,0)
bogdanm 0:9b334a45a8ff 9188 #define MPU_RGD0_WORD1 MPU_WORD_REG(MPU,0,1)
bogdanm 0:9b334a45a8ff 9189 #define MPU_RGD0_WORD2 MPU_WORD_REG(MPU,0,2)
bogdanm 0:9b334a45a8ff 9190 #define MPU_RGD0_WORD3 MPU_WORD_REG(MPU,0,3)
bogdanm 0:9b334a45a8ff 9191 #define MPU_RGD1_WORD0 MPU_WORD_REG(MPU,1,0)
bogdanm 0:9b334a45a8ff 9192 #define MPU_RGD1_WORD1 MPU_WORD_REG(MPU,1,1)
bogdanm 0:9b334a45a8ff 9193 #define MPU_RGD1_WORD2 MPU_WORD_REG(MPU,1,2)
bogdanm 0:9b334a45a8ff 9194 #define MPU_RGD1_WORD3 MPU_WORD_REG(MPU,1,3)
bogdanm 0:9b334a45a8ff 9195 #define MPU_RGD2_WORD0 MPU_WORD_REG(MPU,2,0)
bogdanm 0:9b334a45a8ff 9196 #define MPU_RGD2_WORD1 MPU_WORD_REG(MPU,2,1)
bogdanm 0:9b334a45a8ff 9197 #define MPU_RGD2_WORD2 MPU_WORD_REG(MPU,2,2)
bogdanm 0:9b334a45a8ff 9198 #define MPU_RGD2_WORD3 MPU_WORD_REG(MPU,2,3)
bogdanm 0:9b334a45a8ff 9199 #define MPU_RGD3_WORD0 MPU_WORD_REG(MPU,3,0)
bogdanm 0:9b334a45a8ff 9200 #define MPU_RGD3_WORD1 MPU_WORD_REG(MPU,3,1)
bogdanm 0:9b334a45a8ff 9201 #define MPU_RGD3_WORD2 MPU_WORD_REG(MPU,3,2)
bogdanm 0:9b334a45a8ff 9202 #define MPU_RGD3_WORD3 MPU_WORD_REG(MPU,3,3)
bogdanm 0:9b334a45a8ff 9203 #define MPU_RGD4_WORD0 MPU_WORD_REG(MPU,4,0)
bogdanm 0:9b334a45a8ff 9204 #define MPU_RGD4_WORD1 MPU_WORD_REG(MPU,4,1)
bogdanm 0:9b334a45a8ff 9205 #define MPU_RGD4_WORD2 MPU_WORD_REG(MPU,4,2)
bogdanm 0:9b334a45a8ff 9206 #define MPU_RGD4_WORD3 MPU_WORD_REG(MPU,4,3)
bogdanm 0:9b334a45a8ff 9207 #define MPU_RGD5_WORD0 MPU_WORD_REG(MPU,5,0)
bogdanm 0:9b334a45a8ff 9208 #define MPU_RGD5_WORD1 MPU_WORD_REG(MPU,5,1)
bogdanm 0:9b334a45a8ff 9209 #define MPU_RGD5_WORD2 MPU_WORD_REG(MPU,5,2)
bogdanm 0:9b334a45a8ff 9210 #define MPU_RGD5_WORD3 MPU_WORD_REG(MPU,5,3)
bogdanm 0:9b334a45a8ff 9211 #define MPU_RGD6_WORD0 MPU_WORD_REG(MPU,6,0)
bogdanm 0:9b334a45a8ff 9212 #define MPU_RGD6_WORD1 MPU_WORD_REG(MPU,6,1)
bogdanm 0:9b334a45a8ff 9213 #define MPU_RGD6_WORD2 MPU_WORD_REG(MPU,6,2)
bogdanm 0:9b334a45a8ff 9214 #define MPU_RGD6_WORD3 MPU_WORD_REG(MPU,6,3)
bogdanm 0:9b334a45a8ff 9215 #define MPU_RGD7_WORD0 MPU_WORD_REG(MPU,7,0)
bogdanm 0:9b334a45a8ff 9216 #define MPU_RGD7_WORD1 MPU_WORD_REG(MPU,7,1)
bogdanm 0:9b334a45a8ff 9217 #define MPU_RGD7_WORD2 MPU_WORD_REG(MPU,7,2)
bogdanm 0:9b334a45a8ff 9218 #define MPU_RGD7_WORD3 MPU_WORD_REG(MPU,7,3)
bogdanm 0:9b334a45a8ff 9219 #define MPU_RGD8_WORD0 MPU_WORD_REG(MPU,8,0)
bogdanm 0:9b334a45a8ff 9220 #define MPU_RGD8_WORD1 MPU_WORD_REG(MPU,8,1)
bogdanm 0:9b334a45a8ff 9221 #define MPU_RGD8_WORD2 MPU_WORD_REG(MPU,8,2)
bogdanm 0:9b334a45a8ff 9222 #define MPU_RGD8_WORD3 MPU_WORD_REG(MPU,8,3)
bogdanm 0:9b334a45a8ff 9223 #define MPU_RGD9_WORD0 MPU_WORD_REG(MPU,9,0)
bogdanm 0:9b334a45a8ff 9224 #define MPU_RGD9_WORD1 MPU_WORD_REG(MPU,9,1)
bogdanm 0:9b334a45a8ff 9225 #define MPU_RGD9_WORD2 MPU_WORD_REG(MPU,9,2)
bogdanm 0:9b334a45a8ff 9226 #define MPU_RGD9_WORD3 MPU_WORD_REG(MPU,9,3)
bogdanm 0:9b334a45a8ff 9227 #define MPU_RGD10_WORD0 MPU_WORD_REG(MPU,10,0)
bogdanm 0:9b334a45a8ff 9228 #define MPU_RGD10_WORD1 MPU_WORD_REG(MPU,10,1)
bogdanm 0:9b334a45a8ff 9229 #define MPU_RGD10_WORD2 MPU_WORD_REG(MPU,10,2)
bogdanm 0:9b334a45a8ff 9230 #define MPU_RGD10_WORD3 MPU_WORD_REG(MPU,10,3)
bogdanm 0:9b334a45a8ff 9231 #define MPU_RGD11_WORD0 MPU_WORD_REG(MPU,11,0)
bogdanm 0:9b334a45a8ff 9232 #define MPU_RGD11_WORD1 MPU_WORD_REG(MPU,11,1)
bogdanm 0:9b334a45a8ff 9233 #define MPU_RGD11_WORD2 MPU_WORD_REG(MPU,11,2)
bogdanm 0:9b334a45a8ff 9234 #define MPU_RGD11_WORD3 MPU_WORD_REG(MPU,11,3)
bogdanm 0:9b334a45a8ff 9235 #define MPU_RGDAAC0 MPU_RGDAAC_REG(MPU,0)
bogdanm 0:9b334a45a8ff 9236 #define MPU_RGDAAC1 MPU_RGDAAC_REG(MPU,1)
bogdanm 0:9b334a45a8ff 9237 #define MPU_RGDAAC2 MPU_RGDAAC_REG(MPU,2)
bogdanm 0:9b334a45a8ff 9238 #define MPU_RGDAAC3 MPU_RGDAAC_REG(MPU,3)
bogdanm 0:9b334a45a8ff 9239 #define MPU_RGDAAC4 MPU_RGDAAC_REG(MPU,4)
bogdanm 0:9b334a45a8ff 9240 #define MPU_RGDAAC5 MPU_RGDAAC_REG(MPU,5)
bogdanm 0:9b334a45a8ff 9241 #define MPU_RGDAAC6 MPU_RGDAAC_REG(MPU,6)
bogdanm 0:9b334a45a8ff 9242 #define MPU_RGDAAC7 MPU_RGDAAC_REG(MPU,7)
bogdanm 0:9b334a45a8ff 9243 #define MPU_RGDAAC8 MPU_RGDAAC_REG(MPU,8)
bogdanm 0:9b334a45a8ff 9244 #define MPU_RGDAAC9 MPU_RGDAAC_REG(MPU,9)
bogdanm 0:9b334a45a8ff 9245 #define MPU_RGDAAC10 MPU_RGDAAC_REG(MPU,10)
bogdanm 0:9b334a45a8ff 9246 #define MPU_RGDAAC11 MPU_RGDAAC_REG(MPU,11)
bogdanm 0:9b334a45a8ff 9247
bogdanm 0:9b334a45a8ff 9248 /* MPU - Register array accessors */
bogdanm 0:9b334a45a8ff 9249 #define MPU_EAR(index) MPU_EAR_REG(MPU,index)
bogdanm 0:9b334a45a8ff 9250 #define MPU_EDR(index) MPU_EDR_REG(MPU,index)
bogdanm 0:9b334a45a8ff 9251 #define MPU_WORD(index,index2) MPU_WORD_REG(MPU,index,index2)
bogdanm 0:9b334a45a8ff 9252 #define MPU_RGDAAC(index) MPU_RGDAAC_REG(MPU,index)
bogdanm 0:9b334a45a8ff 9253
bogdanm 0:9b334a45a8ff 9254 /*!
bogdanm 0:9b334a45a8ff 9255 * @}
bogdanm 0:9b334a45a8ff 9256 */ /* end of group MPU_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 9257
bogdanm 0:9b334a45a8ff 9258
bogdanm 0:9b334a45a8ff 9259 /*!
bogdanm 0:9b334a45a8ff 9260 * @}
bogdanm 0:9b334a45a8ff 9261 */ /* end of group MPU_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 9262
bogdanm 0:9b334a45a8ff 9263
bogdanm 0:9b334a45a8ff 9264 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9265 -- NV Peripheral Access Layer
bogdanm 0:9b334a45a8ff 9266 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9267
bogdanm 0:9b334a45a8ff 9268 /*!
bogdanm 0:9b334a45a8ff 9269 * @addtogroup NV_Peripheral_Access_Layer NV Peripheral Access Layer
bogdanm 0:9b334a45a8ff 9270 * @{
bogdanm 0:9b334a45a8ff 9271 */
bogdanm 0:9b334a45a8ff 9272
bogdanm 0:9b334a45a8ff 9273 /** NV - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 9274 typedef struct {
bogdanm 0:9b334a45a8ff 9275 __I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
bogdanm 0:9b334a45a8ff 9276 __I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
bogdanm 0:9b334a45a8ff 9277 __I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
bogdanm 0:9b334a45a8ff 9278 __I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
bogdanm 0:9b334a45a8ff 9279 __I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
bogdanm 0:9b334a45a8ff 9280 __I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
bogdanm 0:9b334a45a8ff 9281 __I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
bogdanm 0:9b334a45a8ff 9282 __I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
bogdanm 0:9b334a45a8ff 9283 __I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 9284 __I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
bogdanm 0:9b334a45a8ff 9285 __I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
bogdanm 0:9b334a45a8ff 9286 __I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
bogdanm 0:9b334a45a8ff 9287 __I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 9288 __I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
bogdanm 0:9b334a45a8ff 9289 __I uint8_t FEPROT; /**< Non-volatile EERAM Protection Register, offset: 0xE */
bogdanm 0:9b334a45a8ff 9290 __I uint8_t FDPROT; /**< Non-volatile D-Flash Protection Register, offset: 0xF */
bogdanm 0:9b334a45a8ff 9291 } NV_Type, *NV_MemMapPtr;
bogdanm 0:9b334a45a8ff 9292
bogdanm 0:9b334a45a8ff 9293 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9294 -- NV - Register accessor macros
bogdanm 0:9b334a45a8ff 9295 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9296
bogdanm 0:9b334a45a8ff 9297 /*!
bogdanm 0:9b334a45a8ff 9298 * @addtogroup NV_Register_Accessor_Macros NV - Register accessor macros
bogdanm 0:9b334a45a8ff 9299 * @{
bogdanm 0:9b334a45a8ff 9300 */
bogdanm 0:9b334a45a8ff 9301
bogdanm 0:9b334a45a8ff 9302
bogdanm 0:9b334a45a8ff 9303 /* NV - Register accessors */
bogdanm 0:9b334a45a8ff 9304 #define NV_BACKKEY3_REG(base) ((base)->BACKKEY3)
bogdanm 0:9b334a45a8ff 9305 #define NV_BACKKEY2_REG(base) ((base)->BACKKEY2)
bogdanm 0:9b334a45a8ff 9306 #define NV_BACKKEY1_REG(base) ((base)->BACKKEY1)
bogdanm 0:9b334a45a8ff 9307 #define NV_BACKKEY0_REG(base) ((base)->BACKKEY0)
bogdanm 0:9b334a45a8ff 9308 #define NV_BACKKEY7_REG(base) ((base)->BACKKEY7)
bogdanm 0:9b334a45a8ff 9309 #define NV_BACKKEY6_REG(base) ((base)->BACKKEY6)
bogdanm 0:9b334a45a8ff 9310 #define NV_BACKKEY5_REG(base) ((base)->BACKKEY5)
bogdanm 0:9b334a45a8ff 9311 #define NV_BACKKEY4_REG(base) ((base)->BACKKEY4)
bogdanm 0:9b334a45a8ff 9312 #define NV_FPROT3_REG(base) ((base)->FPROT3)
bogdanm 0:9b334a45a8ff 9313 #define NV_FPROT2_REG(base) ((base)->FPROT2)
bogdanm 0:9b334a45a8ff 9314 #define NV_FPROT1_REG(base) ((base)->FPROT1)
bogdanm 0:9b334a45a8ff 9315 #define NV_FPROT0_REG(base) ((base)->FPROT0)
bogdanm 0:9b334a45a8ff 9316 #define NV_FSEC_REG(base) ((base)->FSEC)
bogdanm 0:9b334a45a8ff 9317 #define NV_FOPT_REG(base) ((base)->FOPT)
bogdanm 0:9b334a45a8ff 9318 #define NV_FEPROT_REG(base) ((base)->FEPROT)
bogdanm 0:9b334a45a8ff 9319 #define NV_FDPROT_REG(base) ((base)->FDPROT)
bogdanm 0:9b334a45a8ff 9320
bogdanm 0:9b334a45a8ff 9321 /*!
bogdanm 0:9b334a45a8ff 9322 * @}
bogdanm 0:9b334a45a8ff 9323 */ /* end of group NV_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 9324
bogdanm 0:9b334a45a8ff 9325
bogdanm 0:9b334a45a8ff 9326 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9327 -- NV Register Masks
bogdanm 0:9b334a45a8ff 9328 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9329
bogdanm 0:9b334a45a8ff 9330 /*!
bogdanm 0:9b334a45a8ff 9331 * @addtogroup NV_Register_Masks NV Register Masks
bogdanm 0:9b334a45a8ff 9332 * @{
bogdanm 0:9b334a45a8ff 9333 */
bogdanm 0:9b334a45a8ff 9334
bogdanm 0:9b334a45a8ff 9335 /* BACKKEY3 Bit Fields */
bogdanm 0:9b334a45a8ff 9336 #define NV_BACKKEY3_KEY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9337 #define NV_BACKKEY3_KEY_SHIFT 0
bogdanm 0:9b334a45a8ff 9338 #define NV_BACKKEY3_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY3_KEY_SHIFT))&NV_BACKKEY3_KEY_MASK)
bogdanm 0:9b334a45a8ff 9339 /* BACKKEY2 Bit Fields */
bogdanm 0:9b334a45a8ff 9340 #define NV_BACKKEY2_KEY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9341 #define NV_BACKKEY2_KEY_SHIFT 0
bogdanm 0:9b334a45a8ff 9342 #define NV_BACKKEY2_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY2_KEY_SHIFT))&NV_BACKKEY2_KEY_MASK)
bogdanm 0:9b334a45a8ff 9343 /* BACKKEY1 Bit Fields */
bogdanm 0:9b334a45a8ff 9344 #define NV_BACKKEY1_KEY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9345 #define NV_BACKKEY1_KEY_SHIFT 0
bogdanm 0:9b334a45a8ff 9346 #define NV_BACKKEY1_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY1_KEY_SHIFT))&NV_BACKKEY1_KEY_MASK)
bogdanm 0:9b334a45a8ff 9347 /* BACKKEY0 Bit Fields */
bogdanm 0:9b334a45a8ff 9348 #define NV_BACKKEY0_KEY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9349 #define NV_BACKKEY0_KEY_SHIFT 0
bogdanm 0:9b334a45a8ff 9350 #define NV_BACKKEY0_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY0_KEY_SHIFT))&NV_BACKKEY0_KEY_MASK)
bogdanm 0:9b334a45a8ff 9351 /* BACKKEY7 Bit Fields */
bogdanm 0:9b334a45a8ff 9352 #define NV_BACKKEY7_KEY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9353 #define NV_BACKKEY7_KEY_SHIFT 0
bogdanm 0:9b334a45a8ff 9354 #define NV_BACKKEY7_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY7_KEY_SHIFT))&NV_BACKKEY7_KEY_MASK)
bogdanm 0:9b334a45a8ff 9355 /* BACKKEY6 Bit Fields */
bogdanm 0:9b334a45a8ff 9356 #define NV_BACKKEY6_KEY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9357 #define NV_BACKKEY6_KEY_SHIFT 0
bogdanm 0:9b334a45a8ff 9358 #define NV_BACKKEY6_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY6_KEY_SHIFT))&NV_BACKKEY6_KEY_MASK)
bogdanm 0:9b334a45a8ff 9359 /* BACKKEY5 Bit Fields */
bogdanm 0:9b334a45a8ff 9360 #define NV_BACKKEY5_KEY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9361 #define NV_BACKKEY5_KEY_SHIFT 0
bogdanm 0:9b334a45a8ff 9362 #define NV_BACKKEY5_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY5_KEY_SHIFT))&NV_BACKKEY5_KEY_MASK)
bogdanm 0:9b334a45a8ff 9363 /* BACKKEY4 Bit Fields */
bogdanm 0:9b334a45a8ff 9364 #define NV_BACKKEY4_KEY_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9365 #define NV_BACKKEY4_KEY_SHIFT 0
bogdanm 0:9b334a45a8ff 9366 #define NV_BACKKEY4_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY4_KEY_SHIFT))&NV_BACKKEY4_KEY_MASK)
bogdanm 0:9b334a45a8ff 9367 /* FPROT3 Bit Fields */
bogdanm 0:9b334a45a8ff 9368 #define NV_FPROT3_PROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9369 #define NV_FPROT3_PROT_SHIFT 0
bogdanm 0:9b334a45a8ff 9370 #define NV_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT3_PROT_SHIFT))&NV_FPROT3_PROT_MASK)
bogdanm 0:9b334a45a8ff 9371 /* FPROT2 Bit Fields */
bogdanm 0:9b334a45a8ff 9372 #define NV_FPROT2_PROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9373 #define NV_FPROT2_PROT_SHIFT 0
bogdanm 0:9b334a45a8ff 9374 #define NV_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT2_PROT_SHIFT))&NV_FPROT2_PROT_MASK)
bogdanm 0:9b334a45a8ff 9375 /* FPROT1 Bit Fields */
bogdanm 0:9b334a45a8ff 9376 #define NV_FPROT1_PROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9377 #define NV_FPROT1_PROT_SHIFT 0
bogdanm 0:9b334a45a8ff 9378 #define NV_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT1_PROT_SHIFT))&NV_FPROT1_PROT_MASK)
bogdanm 0:9b334a45a8ff 9379 /* FPROT0 Bit Fields */
bogdanm 0:9b334a45a8ff 9380 #define NV_FPROT0_PROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9381 #define NV_FPROT0_PROT_SHIFT 0
bogdanm 0:9b334a45a8ff 9382 #define NV_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT0_PROT_SHIFT))&NV_FPROT0_PROT_MASK)
bogdanm 0:9b334a45a8ff 9383 /* FSEC Bit Fields */
bogdanm 0:9b334a45a8ff 9384 #define NV_FSEC_SEC_MASK 0x3u
bogdanm 0:9b334a45a8ff 9385 #define NV_FSEC_SEC_SHIFT 0
bogdanm 0:9b334a45a8ff 9386 #define NV_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_SEC_SHIFT))&NV_FSEC_SEC_MASK)
bogdanm 0:9b334a45a8ff 9387 #define NV_FSEC_FSLACC_MASK 0xCu
bogdanm 0:9b334a45a8ff 9388 #define NV_FSEC_FSLACC_SHIFT 2
bogdanm 0:9b334a45a8ff 9389 #define NV_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_FSLACC_SHIFT))&NV_FSEC_FSLACC_MASK)
bogdanm 0:9b334a45a8ff 9390 #define NV_FSEC_MEEN_MASK 0x30u
bogdanm 0:9b334a45a8ff 9391 #define NV_FSEC_MEEN_SHIFT 4
bogdanm 0:9b334a45a8ff 9392 #define NV_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_MEEN_SHIFT))&NV_FSEC_MEEN_MASK)
bogdanm 0:9b334a45a8ff 9393 #define NV_FSEC_KEYEN_MASK 0xC0u
bogdanm 0:9b334a45a8ff 9394 #define NV_FSEC_KEYEN_SHIFT 6
bogdanm 0:9b334a45a8ff 9395 #define NV_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_KEYEN_SHIFT))&NV_FSEC_KEYEN_MASK)
bogdanm 0:9b334a45a8ff 9396 /* FOPT Bit Fields */
bogdanm 0:9b334a45a8ff 9397 #define NV_FOPT_LPBOOT_MASK 0x1u
bogdanm 0:9b334a45a8ff 9398 #define NV_FOPT_LPBOOT_SHIFT 0
bogdanm 0:9b334a45a8ff 9399 #define NV_FOPT_EZPORT_DIS_MASK 0x2u
bogdanm 0:9b334a45a8ff 9400 #define NV_FOPT_EZPORT_DIS_SHIFT 1
bogdanm 0:9b334a45a8ff 9401 /* FEPROT Bit Fields */
bogdanm 0:9b334a45a8ff 9402 #define NV_FEPROT_EPROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9403 #define NV_FEPROT_EPROT_SHIFT 0
bogdanm 0:9b334a45a8ff 9404 #define NV_FEPROT_EPROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FEPROT_EPROT_SHIFT))&NV_FEPROT_EPROT_MASK)
bogdanm 0:9b334a45a8ff 9405 /* FDPROT Bit Fields */
bogdanm 0:9b334a45a8ff 9406 #define NV_FDPROT_DPROT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9407 #define NV_FDPROT_DPROT_SHIFT 0
bogdanm 0:9b334a45a8ff 9408 #define NV_FDPROT_DPROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FDPROT_DPROT_SHIFT))&NV_FDPROT_DPROT_MASK)
bogdanm 0:9b334a45a8ff 9409
bogdanm 0:9b334a45a8ff 9410 /*!
bogdanm 0:9b334a45a8ff 9411 * @}
bogdanm 0:9b334a45a8ff 9412 */ /* end of group NV_Register_Masks */
bogdanm 0:9b334a45a8ff 9413
bogdanm 0:9b334a45a8ff 9414
bogdanm 0:9b334a45a8ff 9415 /* NV - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 9416 /** Peripheral FTFE_FlashConfig base address */
bogdanm 0:9b334a45a8ff 9417 #define FTFE_FlashConfig_BASE (0x400u)
bogdanm 0:9b334a45a8ff 9418 /** Peripheral FTFE_FlashConfig base pointer */
bogdanm 0:9b334a45a8ff 9419 #define FTFE_FlashConfig ((NV_Type *)FTFE_FlashConfig_BASE)
bogdanm 0:9b334a45a8ff 9420 #define FTFE_FlashConfig_BASE_PTR (FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9421 /** Array initializer of NV peripheral base addresses */
bogdanm 0:9b334a45a8ff 9422 #define NV_BASE_ADDRS { FTFE_FlashConfig_BASE }
bogdanm 0:9b334a45a8ff 9423 /** Array initializer of NV peripheral base pointers */
bogdanm 0:9b334a45a8ff 9424 #define NV_BASE_PTRS { FTFE_FlashConfig }
bogdanm 0:9b334a45a8ff 9425
bogdanm 0:9b334a45a8ff 9426 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9427 -- NV - Register accessor macros
bogdanm 0:9b334a45a8ff 9428 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9429
bogdanm 0:9b334a45a8ff 9430 /*!
bogdanm 0:9b334a45a8ff 9431 * @addtogroup NV_Register_Accessor_Macros NV - Register accessor macros
bogdanm 0:9b334a45a8ff 9432 * @{
bogdanm 0:9b334a45a8ff 9433 */
bogdanm 0:9b334a45a8ff 9434
bogdanm 0:9b334a45a8ff 9435
bogdanm 0:9b334a45a8ff 9436 /* NV - Register instance definitions */
bogdanm 0:9b334a45a8ff 9437 /* FTFE_FlashConfig */
bogdanm 0:9b334a45a8ff 9438 #define NV_BACKKEY3 NV_BACKKEY3_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9439 #define NV_BACKKEY2 NV_BACKKEY2_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9440 #define NV_BACKKEY1 NV_BACKKEY1_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9441 #define NV_BACKKEY0 NV_BACKKEY0_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9442 #define NV_BACKKEY7 NV_BACKKEY7_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9443 #define NV_BACKKEY6 NV_BACKKEY6_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9444 #define NV_BACKKEY5 NV_BACKKEY5_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9445 #define NV_BACKKEY4 NV_BACKKEY4_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9446 #define NV_FPROT3 NV_FPROT3_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9447 #define NV_FPROT2 NV_FPROT2_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9448 #define NV_FPROT1 NV_FPROT1_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9449 #define NV_FPROT0 NV_FPROT0_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9450 #define NV_FSEC NV_FSEC_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9451 #define NV_FOPT NV_FOPT_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9452 #define NV_FEPROT NV_FEPROT_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9453 #define NV_FDPROT NV_FDPROT_REG(FTFE_FlashConfig)
bogdanm 0:9b334a45a8ff 9454
bogdanm 0:9b334a45a8ff 9455 /*!
bogdanm 0:9b334a45a8ff 9456 * @}
bogdanm 0:9b334a45a8ff 9457 */ /* end of group NV_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 9458
bogdanm 0:9b334a45a8ff 9459
bogdanm 0:9b334a45a8ff 9460 /*!
bogdanm 0:9b334a45a8ff 9461 * @}
bogdanm 0:9b334a45a8ff 9462 */ /* end of group NV_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 9463
bogdanm 0:9b334a45a8ff 9464
bogdanm 0:9b334a45a8ff 9465 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9466 -- OSC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 9467 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9468
bogdanm 0:9b334a45a8ff 9469 /*!
bogdanm 0:9b334a45a8ff 9470 * @addtogroup OSC_Peripheral_Access_Layer OSC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 9471 * @{
bogdanm 0:9b334a45a8ff 9472 */
bogdanm 0:9b334a45a8ff 9473
bogdanm 0:9b334a45a8ff 9474 /** OSC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 9475 typedef struct {
bogdanm 0:9b334a45a8ff 9476 __IO uint8_t CR; /**< OSC Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 9477 } OSC_Type, *OSC_MemMapPtr;
bogdanm 0:9b334a45a8ff 9478
bogdanm 0:9b334a45a8ff 9479 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9480 -- OSC - Register accessor macros
bogdanm 0:9b334a45a8ff 9481 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9482
bogdanm 0:9b334a45a8ff 9483 /*!
bogdanm 0:9b334a45a8ff 9484 * @addtogroup OSC_Register_Accessor_Macros OSC - Register accessor macros
bogdanm 0:9b334a45a8ff 9485 * @{
bogdanm 0:9b334a45a8ff 9486 */
bogdanm 0:9b334a45a8ff 9487
bogdanm 0:9b334a45a8ff 9488
bogdanm 0:9b334a45a8ff 9489 /* OSC - Register accessors */
bogdanm 0:9b334a45a8ff 9490 #define OSC_CR_REG(base) ((base)->CR)
bogdanm 0:9b334a45a8ff 9491
bogdanm 0:9b334a45a8ff 9492 /*!
bogdanm 0:9b334a45a8ff 9493 * @}
bogdanm 0:9b334a45a8ff 9494 */ /* end of group OSC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 9495
bogdanm 0:9b334a45a8ff 9496
bogdanm 0:9b334a45a8ff 9497 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9498 -- OSC Register Masks
bogdanm 0:9b334a45a8ff 9499 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9500
bogdanm 0:9b334a45a8ff 9501 /*!
bogdanm 0:9b334a45a8ff 9502 * @addtogroup OSC_Register_Masks OSC Register Masks
bogdanm 0:9b334a45a8ff 9503 * @{
bogdanm 0:9b334a45a8ff 9504 */
bogdanm 0:9b334a45a8ff 9505
bogdanm 0:9b334a45a8ff 9506 /* CR Bit Fields */
bogdanm 0:9b334a45a8ff 9507 #define OSC_CR_SC16P_MASK 0x1u
bogdanm 0:9b334a45a8ff 9508 #define OSC_CR_SC16P_SHIFT 0
bogdanm 0:9b334a45a8ff 9509 #define OSC_CR_SC8P_MASK 0x2u
bogdanm 0:9b334a45a8ff 9510 #define OSC_CR_SC8P_SHIFT 1
bogdanm 0:9b334a45a8ff 9511 #define OSC_CR_SC4P_MASK 0x4u
bogdanm 0:9b334a45a8ff 9512 #define OSC_CR_SC4P_SHIFT 2
bogdanm 0:9b334a45a8ff 9513 #define OSC_CR_SC2P_MASK 0x8u
bogdanm 0:9b334a45a8ff 9514 #define OSC_CR_SC2P_SHIFT 3
bogdanm 0:9b334a45a8ff 9515 #define OSC_CR_EREFSTEN_MASK 0x20u
bogdanm 0:9b334a45a8ff 9516 #define OSC_CR_EREFSTEN_SHIFT 5
bogdanm 0:9b334a45a8ff 9517 #define OSC_CR_ERCLKEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 9518 #define OSC_CR_ERCLKEN_SHIFT 7
bogdanm 0:9b334a45a8ff 9519
bogdanm 0:9b334a45a8ff 9520 /*!
bogdanm 0:9b334a45a8ff 9521 * @}
bogdanm 0:9b334a45a8ff 9522 */ /* end of group OSC_Register_Masks */
bogdanm 0:9b334a45a8ff 9523
bogdanm 0:9b334a45a8ff 9524
bogdanm 0:9b334a45a8ff 9525 /* OSC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 9526 /** Peripheral OSC base address */
bogdanm 0:9b334a45a8ff 9527 #define OSC_BASE (0x40065000u)
bogdanm 0:9b334a45a8ff 9528 /** Peripheral OSC base pointer */
bogdanm 0:9b334a45a8ff 9529 #define OSC ((OSC_Type *)OSC_BASE)
bogdanm 0:9b334a45a8ff 9530 #define OSC_BASE_PTR (OSC)
bogdanm 0:9b334a45a8ff 9531 /** Array initializer of OSC peripheral base addresses */
bogdanm 0:9b334a45a8ff 9532 #define OSC_BASE_ADDRS { OSC_BASE }
bogdanm 0:9b334a45a8ff 9533 /** Array initializer of OSC peripheral base pointers */
bogdanm 0:9b334a45a8ff 9534 #define OSC_BASE_PTRS { OSC }
bogdanm 0:9b334a45a8ff 9535
bogdanm 0:9b334a45a8ff 9536 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9537 -- OSC - Register accessor macros
bogdanm 0:9b334a45a8ff 9538 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9539
bogdanm 0:9b334a45a8ff 9540 /*!
bogdanm 0:9b334a45a8ff 9541 * @addtogroup OSC_Register_Accessor_Macros OSC - Register accessor macros
bogdanm 0:9b334a45a8ff 9542 * @{
bogdanm 0:9b334a45a8ff 9543 */
bogdanm 0:9b334a45a8ff 9544
bogdanm 0:9b334a45a8ff 9545
bogdanm 0:9b334a45a8ff 9546 /* OSC - Register instance definitions */
bogdanm 0:9b334a45a8ff 9547 /* OSC */
bogdanm 0:9b334a45a8ff 9548 #define OSC_CR OSC_CR_REG(OSC)
bogdanm 0:9b334a45a8ff 9549
bogdanm 0:9b334a45a8ff 9550 /*!
bogdanm 0:9b334a45a8ff 9551 * @}
bogdanm 0:9b334a45a8ff 9552 */ /* end of group OSC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 9553
bogdanm 0:9b334a45a8ff 9554
bogdanm 0:9b334a45a8ff 9555 /*!
bogdanm 0:9b334a45a8ff 9556 * @}
bogdanm 0:9b334a45a8ff 9557 */ /* end of group OSC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 9558
bogdanm 0:9b334a45a8ff 9559
bogdanm 0:9b334a45a8ff 9560 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9561 -- PDB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 9562 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9563
bogdanm 0:9b334a45a8ff 9564 /*!
bogdanm 0:9b334a45a8ff 9565 * @addtogroup PDB_Peripheral_Access_Layer PDB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 9566 * @{
bogdanm 0:9b334a45a8ff 9567 */
bogdanm 0:9b334a45a8ff 9568
bogdanm 0:9b334a45a8ff 9569 /** PDB - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 9570 typedef struct {
bogdanm 0:9b334a45a8ff 9571 __IO uint32_t SC; /**< Status and Control register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 9572 __IO uint32_t MOD; /**< Modulus register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 9573 __I uint32_t CNT; /**< Counter register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 9574 __IO uint32_t IDLY; /**< Interrupt Delay register, offset: 0xC */
bogdanm 0:9b334a45a8ff 9575 struct { /* offset: 0x10, array step: 0x28 */
bogdanm 0:9b334a45a8ff 9576 __IO uint32_t C1; /**< Channel n Control register 1, array offset: 0x10, array step: 0x28 */
bogdanm 0:9b334a45a8ff 9577 __IO uint32_t S; /**< Channel n Status register, array offset: 0x14, array step: 0x28 */
bogdanm 0:9b334a45a8ff 9578 __IO uint32_t DLY[2]; /**< Channel n Delay 0 register..Channel n Delay 1 register, array offset: 0x18, array step: index*0x28, index2*0x4 */
bogdanm 0:9b334a45a8ff 9579 uint8_t RESERVED_0[24];
bogdanm 0:9b334a45a8ff 9580 } CH[2];
bogdanm 0:9b334a45a8ff 9581 uint8_t RESERVED_0[240];
bogdanm 0:9b334a45a8ff 9582 struct { /* offset: 0x150, array step: 0x8 */
bogdanm 0:9b334a45a8ff 9583 __IO uint32_t INTC; /**< DAC Interval Trigger n Control register, array offset: 0x150, array step: 0x8 */
bogdanm 0:9b334a45a8ff 9584 __IO uint32_t INT; /**< DAC Interval n register, array offset: 0x154, array step: 0x8 */
bogdanm 0:9b334a45a8ff 9585 } DAC[2];
bogdanm 0:9b334a45a8ff 9586 uint8_t RESERVED_1[48];
bogdanm 0:9b334a45a8ff 9587 __IO uint32_t POEN; /**< Pulse-Out n Enable register, offset: 0x190 */
bogdanm 0:9b334a45a8ff 9588 __IO uint32_t PODLY[3]; /**< Pulse-Out n Delay register, array offset: 0x194, array step: 0x4 */
bogdanm 0:9b334a45a8ff 9589 } PDB_Type, *PDB_MemMapPtr;
bogdanm 0:9b334a45a8ff 9590
bogdanm 0:9b334a45a8ff 9591 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9592 -- PDB - Register accessor macros
bogdanm 0:9b334a45a8ff 9593 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9594
bogdanm 0:9b334a45a8ff 9595 /*!
bogdanm 0:9b334a45a8ff 9596 * @addtogroup PDB_Register_Accessor_Macros PDB - Register accessor macros
bogdanm 0:9b334a45a8ff 9597 * @{
bogdanm 0:9b334a45a8ff 9598 */
bogdanm 0:9b334a45a8ff 9599
bogdanm 0:9b334a45a8ff 9600
bogdanm 0:9b334a45a8ff 9601 /* PDB - Register accessors */
bogdanm 0:9b334a45a8ff 9602 #define PDB_SC_REG(base) ((base)->SC)
bogdanm 0:9b334a45a8ff 9603 #define PDB_MOD_REG(base) ((base)->MOD)
bogdanm 0:9b334a45a8ff 9604 #define PDB_CNT_REG(base) ((base)->CNT)
bogdanm 0:9b334a45a8ff 9605 #define PDB_IDLY_REG(base) ((base)->IDLY)
bogdanm 0:9b334a45a8ff 9606 #define PDB_C1_REG(base,index) ((base)->CH[index].C1)
bogdanm 0:9b334a45a8ff 9607 #define PDB_S_REG(base,index) ((base)->CH[index].S)
bogdanm 0:9b334a45a8ff 9608 #define PDB_DLY_REG(base,index,index2) ((base)->CH[index].DLY[index2])
bogdanm 0:9b334a45a8ff 9609 #define PDB_INTC_REG(base,index) ((base)->DAC[index].INTC)
bogdanm 0:9b334a45a8ff 9610 #define PDB_INT_REG(base,index) ((base)->DAC[index].INT)
bogdanm 0:9b334a45a8ff 9611 #define PDB_POEN_REG(base) ((base)->POEN)
bogdanm 0:9b334a45a8ff 9612 #define PDB_PODLY_REG(base,index) ((base)->PODLY[index])
bogdanm 0:9b334a45a8ff 9613
bogdanm 0:9b334a45a8ff 9614 /*!
bogdanm 0:9b334a45a8ff 9615 * @}
bogdanm 0:9b334a45a8ff 9616 */ /* end of group PDB_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 9617
bogdanm 0:9b334a45a8ff 9618
bogdanm 0:9b334a45a8ff 9619 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9620 -- PDB Register Masks
bogdanm 0:9b334a45a8ff 9621 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9622
bogdanm 0:9b334a45a8ff 9623 /*!
bogdanm 0:9b334a45a8ff 9624 * @addtogroup PDB_Register_Masks PDB Register Masks
bogdanm 0:9b334a45a8ff 9625 * @{
bogdanm 0:9b334a45a8ff 9626 */
bogdanm 0:9b334a45a8ff 9627
bogdanm 0:9b334a45a8ff 9628 /* SC Bit Fields */
bogdanm 0:9b334a45a8ff 9629 #define PDB_SC_LDOK_MASK 0x1u
bogdanm 0:9b334a45a8ff 9630 #define PDB_SC_LDOK_SHIFT 0
bogdanm 0:9b334a45a8ff 9631 #define PDB_SC_CONT_MASK 0x2u
bogdanm 0:9b334a45a8ff 9632 #define PDB_SC_CONT_SHIFT 1
bogdanm 0:9b334a45a8ff 9633 #define PDB_SC_MULT_MASK 0xCu
bogdanm 0:9b334a45a8ff 9634 #define PDB_SC_MULT_SHIFT 2
bogdanm 0:9b334a45a8ff 9635 #define PDB_SC_MULT(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_MULT_SHIFT))&PDB_SC_MULT_MASK)
bogdanm 0:9b334a45a8ff 9636 #define PDB_SC_PDBIE_MASK 0x20u
bogdanm 0:9b334a45a8ff 9637 #define PDB_SC_PDBIE_SHIFT 5
bogdanm 0:9b334a45a8ff 9638 #define PDB_SC_PDBIF_MASK 0x40u
bogdanm 0:9b334a45a8ff 9639 #define PDB_SC_PDBIF_SHIFT 6
bogdanm 0:9b334a45a8ff 9640 #define PDB_SC_PDBEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 9641 #define PDB_SC_PDBEN_SHIFT 7
bogdanm 0:9b334a45a8ff 9642 #define PDB_SC_TRGSEL_MASK 0xF00u
bogdanm 0:9b334a45a8ff 9643 #define PDB_SC_TRGSEL_SHIFT 8
bogdanm 0:9b334a45a8ff 9644 #define PDB_SC_TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_TRGSEL_SHIFT))&PDB_SC_TRGSEL_MASK)
bogdanm 0:9b334a45a8ff 9645 #define PDB_SC_PRESCALER_MASK 0x7000u
bogdanm 0:9b334a45a8ff 9646 #define PDB_SC_PRESCALER_SHIFT 12
bogdanm 0:9b334a45a8ff 9647 #define PDB_SC_PRESCALER(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_PRESCALER_SHIFT))&PDB_SC_PRESCALER_MASK)
bogdanm 0:9b334a45a8ff 9648 #define PDB_SC_DMAEN_MASK 0x8000u
bogdanm 0:9b334a45a8ff 9649 #define PDB_SC_DMAEN_SHIFT 15
bogdanm 0:9b334a45a8ff 9650 #define PDB_SC_SWTRIG_MASK 0x10000u
bogdanm 0:9b334a45a8ff 9651 #define PDB_SC_SWTRIG_SHIFT 16
bogdanm 0:9b334a45a8ff 9652 #define PDB_SC_PDBEIE_MASK 0x20000u
bogdanm 0:9b334a45a8ff 9653 #define PDB_SC_PDBEIE_SHIFT 17
bogdanm 0:9b334a45a8ff 9654 #define PDB_SC_LDMOD_MASK 0xC0000u
bogdanm 0:9b334a45a8ff 9655 #define PDB_SC_LDMOD_SHIFT 18
bogdanm 0:9b334a45a8ff 9656 #define PDB_SC_LDMOD(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_LDMOD_SHIFT))&PDB_SC_LDMOD_MASK)
bogdanm 0:9b334a45a8ff 9657 /* MOD Bit Fields */
bogdanm 0:9b334a45a8ff 9658 #define PDB_MOD_MOD_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 9659 #define PDB_MOD_MOD_SHIFT 0
bogdanm 0:9b334a45a8ff 9660 #define PDB_MOD_MOD(x) (((uint32_t)(((uint32_t)(x))<<PDB_MOD_MOD_SHIFT))&PDB_MOD_MOD_MASK)
bogdanm 0:9b334a45a8ff 9661 /* CNT Bit Fields */
bogdanm 0:9b334a45a8ff 9662 #define PDB_CNT_CNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 9663 #define PDB_CNT_CNT_SHIFT 0
bogdanm 0:9b334a45a8ff 9664 #define PDB_CNT_CNT(x) (((uint32_t)(((uint32_t)(x))<<PDB_CNT_CNT_SHIFT))&PDB_CNT_CNT_MASK)
bogdanm 0:9b334a45a8ff 9665 /* IDLY Bit Fields */
bogdanm 0:9b334a45a8ff 9666 #define PDB_IDLY_IDLY_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 9667 #define PDB_IDLY_IDLY_SHIFT 0
bogdanm 0:9b334a45a8ff 9668 #define PDB_IDLY_IDLY(x) (((uint32_t)(((uint32_t)(x))<<PDB_IDLY_IDLY_SHIFT))&PDB_IDLY_IDLY_MASK)
bogdanm 0:9b334a45a8ff 9669 /* C1 Bit Fields */
bogdanm 0:9b334a45a8ff 9670 #define PDB_C1_EN_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9671 #define PDB_C1_EN_SHIFT 0
bogdanm 0:9b334a45a8ff 9672 #define PDB_C1_EN(x) (((uint32_t)(((uint32_t)(x))<<PDB_C1_EN_SHIFT))&PDB_C1_EN_MASK)
bogdanm 0:9b334a45a8ff 9673 #define PDB_C1_TOS_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 9674 #define PDB_C1_TOS_SHIFT 8
bogdanm 0:9b334a45a8ff 9675 #define PDB_C1_TOS(x) (((uint32_t)(((uint32_t)(x))<<PDB_C1_TOS_SHIFT))&PDB_C1_TOS_MASK)
bogdanm 0:9b334a45a8ff 9676 #define PDB_C1_BB_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 9677 #define PDB_C1_BB_SHIFT 16
bogdanm 0:9b334a45a8ff 9678 #define PDB_C1_BB(x) (((uint32_t)(((uint32_t)(x))<<PDB_C1_BB_SHIFT))&PDB_C1_BB_MASK)
bogdanm 0:9b334a45a8ff 9679 /* S Bit Fields */
bogdanm 0:9b334a45a8ff 9680 #define PDB_S_ERR_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9681 #define PDB_S_ERR_SHIFT 0
bogdanm 0:9b334a45a8ff 9682 #define PDB_S_ERR(x) (((uint32_t)(((uint32_t)(x))<<PDB_S_ERR_SHIFT))&PDB_S_ERR_MASK)
bogdanm 0:9b334a45a8ff 9683 #define PDB_S_CF_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 9684 #define PDB_S_CF_SHIFT 16
bogdanm 0:9b334a45a8ff 9685 #define PDB_S_CF(x) (((uint32_t)(((uint32_t)(x))<<PDB_S_CF_SHIFT))&PDB_S_CF_MASK)
bogdanm 0:9b334a45a8ff 9686 /* DLY Bit Fields */
bogdanm 0:9b334a45a8ff 9687 #define PDB_DLY_DLY_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 9688 #define PDB_DLY_DLY_SHIFT 0
bogdanm 0:9b334a45a8ff 9689 #define PDB_DLY_DLY(x) (((uint32_t)(((uint32_t)(x))<<PDB_DLY_DLY_SHIFT))&PDB_DLY_DLY_MASK)
bogdanm 0:9b334a45a8ff 9690 /* INTC Bit Fields */
bogdanm 0:9b334a45a8ff 9691 #define PDB_INTC_TOE_MASK 0x1u
bogdanm 0:9b334a45a8ff 9692 #define PDB_INTC_TOE_SHIFT 0
bogdanm 0:9b334a45a8ff 9693 #define PDB_INTC_EXT_MASK 0x2u
bogdanm 0:9b334a45a8ff 9694 #define PDB_INTC_EXT_SHIFT 1
bogdanm 0:9b334a45a8ff 9695 /* INT Bit Fields */
bogdanm 0:9b334a45a8ff 9696 #define PDB_INT_INT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 9697 #define PDB_INT_INT_SHIFT 0
bogdanm 0:9b334a45a8ff 9698 #define PDB_INT_INT(x) (((uint32_t)(((uint32_t)(x))<<PDB_INT_INT_SHIFT))&PDB_INT_INT_MASK)
bogdanm 0:9b334a45a8ff 9699 /* POEN Bit Fields */
bogdanm 0:9b334a45a8ff 9700 #define PDB_POEN_POEN_MASK 0xFFu
bogdanm 0:9b334a45a8ff 9701 #define PDB_POEN_POEN_SHIFT 0
bogdanm 0:9b334a45a8ff 9702 #define PDB_POEN_POEN(x) (((uint32_t)(((uint32_t)(x))<<PDB_POEN_POEN_SHIFT))&PDB_POEN_POEN_MASK)
bogdanm 0:9b334a45a8ff 9703 /* PODLY Bit Fields */
bogdanm 0:9b334a45a8ff 9704 #define PDB_PODLY_DLY2_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 9705 #define PDB_PODLY_DLY2_SHIFT 0
bogdanm 0:9b334a45a8ff 9706 #define PDB_PODLY_DLY2(x) (((uint32_t)(((uint32_t)(x))<<PDB_PODLY_DLY2_SHIFT))&PDB_PODLY_DLY2_MASK)
bogdanm 0:9b334a45a8ff 9707 #define PDB_PODLY_DLY1_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 9708 #define PDB_PODLY_DLY1_SHIFT 16
bogdanm 0:9b334a45a8ff 9709 #define PDB_PODLY_DLY1(x) (((uint32_t)(((uint32_t)(x))<<PDB_PODLY_DLY1_SHIFT))&PDB_PODLY_DLY1_MASK)
bogdanm 0:9b334a45a8ff 9710
bogdanm 0:9b334a45a8ff 9711 /*!
bogdanm 0:9b334a45a8ff 9712 * @}
bogdanm 0:9b334a45a8ff 9713 */ /* end of group PDB_Register_Masks */
bogdanm 0:9b334a45a8ff 9714
bogdanm 0:9b334a45a8ff 9715
bogdanm 0:9b334a45a8ff 9716 /* PDB - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 9717 /** Peripheral PDB0 base address */
bogdanm 0:9b334a45a8ff 9718 #define PDB0_BASE (0x40036000u)
bogdanm 0:9b334a45a8ff 9719 /** Peripheral PDB0 base pointer */
bogdanm 0:9b334a45a8ff 9720 #define PDB0 ((PDB_Type *)PDB0_BASE)
bogdanm 0:9b334a45a8ff 9721 #define PDB0_BASE_PTR (PDB0)
bogdanm 0:9b334a45a8ff 9722 /** Array initializer of PDB peripheral base addresses */
bogdanm 0:9b334a45a8ff 9723 #define PDB_BASE_ADDRS { PDB0_BASE }
bogdanm 0:9b334a45a8ff 9724 /** Array initializer of PDB peripheral base pointers */
bogdanm 0:9b334a45a8ff 9725 #define PDB_BASE_PTRS { PDB0 }
bogdanm 0:9b334a45a8ff 9726 /** Interrupt vectors for the PDB peripheral type */
bogdanm 0:9b334a45a8ff 9727 #define PDB_IRQS { PDB0_IRQn }
bogdanm 0:9b334a45a8ff 9728
bogdanm 0:9b334a45a8ff 9729 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9730 -- PDB - Register accessor macros
bogdanm 0:9b334a45a8ff 9731 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9732
bogdanm 0:9b334a45a8ff 9733 /*!
bogdanm 0:9b334a45a8ff 9734 * @addtogroup PDB_Register_Accessor_Macros PDB - Register accessor macros
bogdanm 0:9b334a45a8ff 9735 * @{
bogdanm 0:9b334a45a8ff 9736 */
bogdanm 0:9b334a45a8ff 9737
bogdanm 0:9b334a45a8ff 9738
bogdanm 0:9b334a45a8ff 9739 /* PDB - Register instance definitions */
bogdanm 0:9b334a45a8ff 9740 /* PDB0 */
bogdanm 0:9b334a45a8ff 9741 #define PDB0_SC PDB_SC_REG(PDB0)
bogdanm 0:9b334a45a8ff 9742 #define PDB0_MOD PDB_MOD_REG(PDB0)
bogdanm 0:9b334a45a8ff 9743 #define PDB0_CNT PDB_CNT_REG(PDB0)
bogdanm 0:9b334a45a8ff 9744 #define PDB0_IDLY PDB_IDLY_REG(PDB0)
bogdanm 0:9b334a45a8ff 9745 #define PDB0_CH0C1 PDB_C1_REG(PDB0,0)
bogdanm 0:9b334a45a8ff 9746 #define PDB0_CH0S PDB_S_REG(PDB0,0)
bogdanm 0:9b334a45a8ff 9747 #define PDB0_CH0DLY0 PDB_DLY_REG(PDB0,0,0)
bogdanm 0:9b334a45a8ff 9748 #define PDB0_CH0DLY1 PDB_DLY_REG(PDB0,0,1)
bogdanm 0:9b334a45a8ff 9749 #define PDB0_CH1C1 PDB_C1_REG(PDB0,1)
bogdanm 0:9b334a45a8ff 9750 #define PDB0_CH1S PDB_S_REG(PDB0,1)
bogdanm 0:9b334a45a8ff 9751 #define PDB0_CH1DLY0 PDB_DLY_REG(PDB0,1,0)
bogdanm 0:9b334a45a8ff 9752 #define PDB0_CH1DLY1 PDB_DLY_REG(PDB0,1,1)
bogdanm 0:9b334a45a8ff 9753 #define PDB0_DACINTC0 PDB_INTC_REG(PDB0,0)
bogdanm 0:9b334a45a8ff 9754 #define PDB0_DACINT0 PDB_INT_REG(PDB0,0)
bogdanm 0:9b334a45a8ff 9755 #define PDB0_DACINTC1 PDB_INTC_REG(PDB0,1)
bogdanm 0:9b334a45a8ff 9756 #define PDB0_DACINT1 PDB_INT_REG(PDB0,1)
bogdanm 0:9b334a45a8ff 9757 #define PDB0_POEN PDB_POEN_REG(PDB0)
bogdanm 0:9b334a45a8ff 9758 #define PDB0_PO0DLY PDB_PODLY_REG(PDB0,0)
bogdanm 0:9b334a45a8ff 9759 #define PDB0_PO1DLY PDB_PODLY_REG(PDB0,1)
bogdanm 0:9b334a45a8ff 9760 #define PDB0_PO2DLY PDB_PODLY_REG(PDB0,2)
bogdanm 0:9b334a45a8ff 9761
bogdanm 0:9b334a45a8ff 9762 /* PDB - Register array accessors */
bogdanm 0:9b334a45a8ff 9763 #define PDB0_C1(index) PDB_C1_REG(PDB0,index)
bogdanm 0:9b334a45a8ff 9764 #define PDB0_S(index) PDB_S_REG(PDB0,index)
bogdanm 0:9b334a45a8ff 9765 #define PDB0_DLY(index,index2) PDB_DLY_REG(PDB0,index,index2)
bogdanm 0:9b334a45a8ff 9766 #define PDB0_INTC(index) PDB_INTC_REG(PDB0,index)
bogdanm 0:9b334a45a8ff 9767 #define PDB0_INT(index) PDB_INT_REG(PDB0,index)
bogdanm 0:9b334a45a8ff 9768 #define PDB0_PODLY(index) PDB_PODLY_REG(PDB0,index)
bogdanm 0:9b334a45a8ff 9769
bogdanm 0:9b334a45a8ff 9770 /*!
bogdanm 0:9b334a45a8ff 9771 * @}
bogdanm 0:9b334a45a8ff 9772 */ /* end of group PDB_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 9773
bogdanm 0:9b334a45a8ff 9774
bogdanm 0:9b334a45a8ff 9775 /*!
bogdanm 0:9b334a45a8ff 9776 * @}
bogdanm 0:9b334a45a8ff 9777 */ /* end of group PDB_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 9778
bogdanm 0:9b334a45a8ff 9779
bogdanm 0:9b334a45a8ff 9780 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9781 -- PIT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 9782 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9783
bogdanm 0:9b334a45a8ff 9784 /*!
bogdanm 0:9b334a45a8ff 9785 * @addtogroup PIT_Peripheral_Access_Layer PIT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 9786 * @{
bogdanm 0:9b334a45a8ff 9787 */
bogdanm 0:9b334a45a8ff 9788
bogdanm 0:9b334a45a8ff 9789 /** PIT - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 9790 typedef struct {
bogdanm 0:9b334a45a8ff 9791 __IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 9792 uint8_t RESERVED_0[252];
bogdanm 0:9b334a45a8ff 9793 struct { /* offset: 0x100, array step: 0x10 */
bogdanm 0:9b334a45a8ff 9794 __IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
bogdanm 0:9b334a45a8ff 9795 __I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
bogdanm 0:9b334a45a8ff 9796 __IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
bogdanm 0:9b334a45a8ff 9797 __IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
bogdanm 0:9b334a45a8ff 9798 } CHANNEL[4];
bogdanm 0:9b334a45a8ff 9799 } PIT_Type, *PIT_MemMapPtr;
bogdanm 0:9b334a45a8ff 9800
bogdanm 0:9b334a45a8ff 9801 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9802 -- PIT - Register accessor macros
bogdanm 0:9b334a45a8ff 9803 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9804
bogdanm 0:9b334a45a8ff 9805 /*!
bogdanm 0:9b334a45a8ff 9806 * @addtogroup PIT_Register_Accessor_Macros PIT - Register accessor macros
bogdanm 0:9b334a45a8ff 9807 * @{
bogdanm 0:9b334a45a8ff 9808 */
bogdanm 0:9b334a45a8ff 9809
bogdanm 0:9b334a45a8ff 9810
bogdanm 0:9b334a45a8ff 9811 /* PIT - Register accessors */
bogdanm 0:9b334a45a8ff 9812 #define PIT_MCR_REG(base) ((base)->MCR)
bogdanm 0:9b334a45a8ff 9813 #define PIT_LDVAL_REG(base,index) ((base)->CHANNEL[index].LDVAL)
bogdanm 0:9b334a45a8ff 9814 #define PIT_CVAL_REG(base,index) ((base)->CHANNEL[index].CVAL)
bogdanm 0:9b334a45a8ff 9815 #define PIT_TCTRL_REG(base,index) ((base)->CHANNEL[index].TCTRL)
bogdanm 0:9b334a45a8ff 9816 #define PIT_TFLG_REG(base,index) ((base)->CHANNEL[index].TFLG)
bogdanm 0:9b334a45a8ff 9817
bogdanm 0:9b334a45a8ff 9818 /*!
bogdanm 0:9b334a45a8ff 9819 * @}
bogdanm 0:9b334a45a8ff 9820 */ /* end of group PIT_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 9821
bogdanm 0:9b334a45a8ff 9822
bogdanm 0:9b334a45a8ff 9823 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9824 -- PIT Register Masks
bogdanm 0:9b334a45a8ff 9825 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9826
bogdanm 0:9b334a45a8ff 9827 /*!
bogdanm 0:9b334a45a8ff 9828 * @addtogroup PIT_Register_Masks PIT Register Masks
bogdanm 0:9b334a45a8ff 9829 * @{
bogdanm 0:9b334a45a8ff 9830 */
bogdanm 0:9b334a45a8ff 9831
bogdanm 0:9b334a45a8ff 9832 /* MCR Bit Fields */
bogdanm 0:9b334a45a8ff 9833 #define PIT_MCR_FRZ_MASK 0x1u
bogdanm 0:9b334a45a8ff 9834 #define PIT_MCR_FRZ_SHIFT 0
bogdanm 0:9b334a45a8ff 9835 #define PIT_MCR_MDIS_MASK 0x2u
bogdanm 0:9b334a45a8ff 9836 #define PIT_MCR_MDIS_SHIFT 1
bogdanm 0:9b334a45a8ff 9837 /* LDVAL Bit Fields */
bogdanm 0:9b334a45a8ff 9838 #define PIT_LDVAL_TSV_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 9839 #define PIT_LDVAL_TSV_SHIFT 0
bogdanm 0:9b334a45a8ff 9840 #define PIT_LDVAL_TSV(x) (((uint32_t)(((uint32_t)(x))<<PIT_LDVAL_TSV_SHIFT))&PIT_LDVAL_TSV_MASK)
bogdanm 0:9b334a45a8ff 9841 /* CVAL Bit Fields */
bogdanm 0:9b334a45a8ff 9842 #define PIT_CVAL_TVL_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 9843 #define PIT_CVAL_TVL_SHIFT 0
bogdanm 0:9b334a45a8ff 9844 #define PIT_CVAL_TVL(x) (((uint32_t)(((uint32_t)(x))<<PIT_CVAL_TVL_SHIFT))&PIT_CVAL_TVL_MASK)
bogdanm 0:9b334a45a8ff 9845 /* TCTRL Bit Fields */
bogdanm 0:9b334a45a8ff 9846 #define PIT_TCTRL_TEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 9847 #define PIT_TCTRL_TEN_SHIFT 0
bogdanm 0:9b334a45a8ff 9848 #define PIT_TCTRL_TIE_MASK 0x2u
bogdanm 0:9b334a45a8ff 9849 #define PIT_TCTRL_TIE_SHIFT 1
bogdanm 0:9b334a45a8ff 9850 #define PIT_TCTRL_CHN_MASK 0x4u
bogdanm 0:9b334a45a8ff 9851 #define PIT_TCTRL_CHN_SHIFT 2
bogdanm 0:9b334a45a8ff 9852 /* TFLG Bit Fields */
bogdanm 0:9b334a45a8ff 9853 #define PIT_TFLG_TIF_MASK 0x1u
bogdanm 0:9b334a45a8ff 9854 #define PIT_TFLG_TIF_SHIFT 0
bogdanm 0:9b334a45a8ff 9855
bogdanm 0:9b334a45a8ff 9856 /*!
bogdanm 0:9b334a45a8ff 9857 * @}
bogdanm 0:9b334a45a8ff 9858 */ /* end of group PIT_Register_Masks */
bogdanm 0:9b334a45a8ff 9859
bogdanm 0:9b334a45a8ff 9860
bogdanm 0:9b334a45a8ff 9861 /* PIT - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 9862 /** Peripheral PIT base address */
bogdanm 0:9b334a45a8ff 9863 #define PIT_BASE (0x40037000u)
bogdanm 0:9b334a45a8ff 9864 /** Peripheral PIT base pointer */
bogdanm 0:9b334a45a8ff 9865 #define PIT ((PIT_Type *)PIT_BASE)
bogdanm 0:9b334a45a8ff 9866 #define PIT_BASE_PTR (PIT)
bogdanm 0:9b334a45a8ff 9867 /** Array initializer of PIT peripheral base addresses */
bogdanm 0:9b334a45a8ff 9868 #define PIT_BASE_ADDRS { PIT_BASE }
bogdanm 0:9b334a45a8ff 9869 /** Array initializer of PIT peripheral base pointers */
bogdanm 0:9b334a45a8ff 9870 #define PIT_BASE_PTRS { PIT }
bogdanm 0:9b334a45a8ff 9871 /** Interrupt vectors for the PIT peripheral type */
bogdanm 0:9b334a45a8ff 9872 #define PIT_IRQS { PIT0_IRQn, PIT1_IRQn, PIT2_IRQn, PIT3_IRQn }
bogdanm 0:9b334a45a8ff 9873
bogdanm 0:9b334a45a8ff 9874 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9875 -- PIT - Register accessor macros
bogdanm 0:9b334a45a8ff 9876 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9877
bogdanm 0:9b334a45a8ff 9878 /*!
bogdanm 0:9b334a45a8ff 9879 * @addtogroup PIT_Register_Accessor_Macros PIT - Register accessor macros
bogdanm 0:9b334a45a8ff 9880 * @{
bogdanm 0:9b334a45a8ff 9881 */
bogdanm 0:9b334a45a8ff 9882
bogdanm 0:9b334a45a8ff 9883
bogdanm 0:9b334a45a8ff 9884 /* PIT - Register instance definitions */
bogdanm 0:9b334a45a8ff 9885 /* PIT */
bogdanm 0:9b334a45a8ff 9886 #define PIT_MCR PIT_MCR_REG(PIT)
bogdanm 0:9b334a45a8ff 9887 #define PIT_LDVAL0 PIT_LDVAL_REG(PIT,0)
bogdanm 0:9b334a45a8ff 9888 #define PIT_CVAL0 PIT_CVAL_REG(PIT,0)
bogdanm 0:9b334a45a8ff 9889 #define PIT_TCTRL0 PIT_TCTRL_REG(PIT,0)
bogdanm 0:9b334a45a8ff 9890 #define PIT_TFLG0 PIT_TFLG_REG(PIT,0)
bogdanm 0:9b334a45a8ff 9891 #define PIT_LDVAL1 PIT_LDVAL_REG(PIT,1)
bogdanm 0:9b334a45a8ff 9892 #define PIT_CVAL1 PIT_CVAL_REG(PIT,1)
bogdanm 0:9b334a45a8ff 9893 #define PIT_TCTRL1 PIT_TCTRL_REG(PIT,1)
bogdanm 0:9b334a45a8ff 9894 #define PIT_TFLG1 PIT_TFLG_REG(PIT,1)
bogdanm 0:9b334a45a8ff 9895 #define PIT_LDVAL2 PIT_LDVAL_REG(PIT,2)
bogdanm 0:9b334a45a8ff 9896 #define PIT_CVAL2 PIT_CVAL_REG(PIT,2)
bogdanm 0:9b334a45a8ff 9897 #define PIT_TCTRL2 PIT_TCTRL_REG(PIT,2)
bogdanm 0:9b334a45a8ff 9898 #define PIT_TFLG2 PIT_TFLG_REG(PIT,2)
bogdanm 0:9b334a45a8ff 9899 #define PIT_LDVAL3 PIT_LDVAL_REG(PIT,3)
bogdanm 0:9b334a45a8ff 9900 #define PIT_CVAL3 PIT_CVAL_REG(PIT,3)
bogdanm 0:9b334a45a8ff 9901 #define PIT_TCTRL3 PIT_TCTRL_REG(PIT,3)
bogdanm 0:9b334a45a8ff 9902 #define PIT_TFLG3 PIT_TFLG_REG(PIT,3)
bogdanm 0:9b334a45a8ff 9903
bogdanm 0:9b334a45a8ff 9904 /* PIT - Register array accessors */
bogdanm 0:9b334a45a8ff 9905 #define PIT_LDVAL(index) PIT_LDVAL_REG(PIT,index)
bogdanm 0:9b334a45a8ff 9906 #define PIT_CVAL(index) PIT_CVAL_REG(PIT,index)
bogdanm 0:9b334a45a8ff 9907 #define PIT_TCTRL(index) PIT_TCTRL_REG(PIT,index)
bogdanm 0:9b334a45a8ff 9908 #define PIT_TFLG(index) PIT_TFLG_REG(PIT,index)
bogdanm 0:9b334a45a8ff 9909
bogdanm 0:9b334a45a8ff 9910 /*!
bogdanm 0:9b334a45a8ff 9911 * @}
bogdanm 0:9b334a45a8ff 9912 */ /* end of group PIT_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 9913
bogdanm 0:9b334a45a8ff 9914
bogdanm 0:9b334a45a8ff 9915 /*!
bogdanm 0:9b334a45a8ff 9916 * @}
bogdanm 0:9b334a45a8ff 9917 */ /* end of group PIT_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 9918
bogdanm 0:9b334a45a8ff 9919
bogdanm 0:9b334a45a8ff 9920 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9921 -- PMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 9922 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9923
bogdanm 0:9b334a45a8ff 9924 /*!
bogdanm 0:9b334a45a8ff 9925 * @addtogroup PMC_Peripheral_Access_Layer PMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 9926 * @{
bogdanm 0:9b334a45a8ff 9927 */
bogdanm 0:9b334a45a8ff 9928
bogdanm 0:9b334a45a8ff 9929 /** PMC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 9930 typedef struct {
bogdanm 0:9b334a45a8ff 9931 __IO uint8_t LVDSC1; /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 9932 __IO uint8_t LVDSC2; /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 9933 __IO uint8_t REGSC; /**< Regulator Status And Control register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 9934 } PMC_Type, *PMC_MemMapPtr;
bogdanm 0:9b334a45a8ff 9935
bogdanm 0:9b334a45a8ff 9936 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9937 -- PMC - Register accessor macros
bogdanm 0:9b334a45a8ff 9938 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9939
bogdanm 0:9b334a45a8ff 9940 /*!
bogdanm 0:9b334a45a8ff 9941 * @addtogroup PMC_Register_Accessor_Macros PMC - Register accessor macros
bogdanm 0:9b334a45a8ff 9942 * @{
bogdanm 0:9b334a45a8ff 9943 */
bogdanm 0:9b334a45a8ff 9944
bogdanm 0:9b334a45a8ff 9945
bogdanm 0:9b334a45a8ff 9946 /* PMC - Register accessors */
bogdanm 0:9b334a45a8ff 9947 #define PMC_LVDSC1_REG(base) ((base)->LVDSC1)
bogdanm 0:9b334a45a8ff 9948 #define PMC_LVDSC2_REG(base) ((base)->LVDSC2)
bogdanm 0:9b334a45a8ff 9949 #define PMC_REGSC_REG(base) ((base)->REGSC)
bogdanm 0:9b334a45a8ff 9950
bogdanm 0:9b334a45a8ff 9951 /*!
bogdanm 0:9b334a45a8ff 9952 * @}
bogdanm 0:9b334a45a8ff 9953 */ /* end of group PMC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 9954
bogdanm 0:9b334a45a8ff 9955
bogdanm 0:9b334a45a8ff 9956 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 9957 -- PMC Register Masks
bogdanm 0:9b334a45a8ff 9958 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 9959
bogdanm 0:9b334a45a8ff 9960 /*!
bogdanm 0:9b334a45a8ff 9961 * @addtogroup PMC_Register_Masks PMC Register Masks
bogdanm 0:9b334a45a8ff 9962 * @{
bogdanm 0:9b334a45a8ff 9963 */
bogdanm 0:9b334a45a8ff 9964
bogdanm 0:9b334a45a8ff 9965 /* LVDSC1 Bit Fields */
bogdanm 0:9b334a45a8ff 9966 #define PMC_LVDSC1_LVDV_MASK 0x3u
bogdanm 0:9b334a45a8ff 9967 #define PMC_LVDSC1_LVDV_SHIFT 0
bogdanm 0:9b334a45a8ff 9968 #define PMC_LVDSC1_LVDV(x) (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC1_LVDV_SHIFT))&PMC_LVDSC1_LVDV_MASK)
bogdanm 0:9b334a45a8ff 9969 #define PMC_LVDSC1_LVDRE_MASK 0x10u
bogdanm 0:9b334a45a8ff 9970 #define PMC_LVDSC1_LVDRE_SHIFT 4
bogdanm 0:9b334a45a8ff 9971 #define PMC_LVDSC1_LVDIE_MASK 0x20u
bogdanm 0:9b334a45a8ff 9972 #define PMC_LVDSC1_LVDIE_SHIFT 5
bogdanm 0:9b334a45a8ff 9973 #define PMC_LVDSC1_LVDACK_MASK 0x40u
bogdanm 0:9b334a45a8ff 9974 #define PMC_LVDSC1_LVDACK_SHIFT 6
bogdanm 0:9b334a45a8ff 9975 #define PMC_LVDSC1_LVDF_MASK 0x80u
bogdanm 0:9b334a45a8ff 9976 #define PMC_LVDSC1_LVDF_SHIFT 7
bogdanm 0:9b334a45a8ff 9977 /* LVDSC2 Bit Fields */
bogdanm 0:9b334a45a8ff 9978 #define PMC_LVDSC2_LVWV_MASK 0x3u
bogdanm 0:9b334a45a8ff 9979 #define PMC_LVDSC2_LVWV_SHIFT 0
bogdanm 0:9b334a45a8ff 9980 #define PMC_LVDSC2_LVWV(x) (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC2_LVWV_SHIFT))&PMC_LVDSC2_LVWV_MASK)
bogdanm 0:9b334a45a8ff 9981 #define PMC_LVDSC2_LVWIE_MASK 0x20u
bogdanm 0:9b334a45a8ff 9982 #define PMC_LVDSC2_LVWIE_SHIFT 5
bogdanm 0:9b334a45a8ff 9983 #define PMC_LVDSC2_LVWACK_MASK 0x40u
bogdanm 0:9b334a45a8ff 9984 #define PMC_LVDSC2_LVWACK_SHIFT 6
bogdanm 0:9b334a45a8ff 9985 #define PMC_LVDSC2_LVWF_MASK 0x80u
bogdanm 0:9b334a45a8ff 9986 #define PMC_LVDSC2_LVWF_SHIFT 7
bogdanm 0:9b334a45a8ff 9987 /* REGSC Bit Fields */
bogdanm 0:9b334a45a8ff 9988 #define PMC_REGSC_BGBE_MASK 0x1u
bogdanm 0:9b334a45a8ff 9989 #define PMC_REGSC_BGBE_SHIFT 0
bogdanm 0:9b334a45a8ff 9990 #define PMC_REGSC_REGONS_MASK 0x4u
bogdanm 0:9b334a45a8ff 9991 #define PMC_REGSC_REGONS_SHIFT 2
bogdanm 0:9b334a45a8ff 9992 #define PMC_REGSC_ACKISO_MASK 0x8u
bogdanm 0:9b334a45a8ff 9993 #define PMC_REGSC_ACKISO_SHIFT 3
bogdanm 0:9b334a45a8ff 9994 #define PMC_REGSC_BGEN_MASK 0x10u
bogdanm 0:9b334a45a8ff 9995 #define PMC_REGSC_BGEN_SHIFT 4
bogdanm 0:9b334a45a8ff 9996
bogdanm 0:9b334a45a8ff 9997 /*!
bogdanm 0:9b334a45a8ff 9998 * @}
bogdanm 0:9b334a45a8ff 9999 */ /* end of group PMC_Register_Masks */
bogdanm 0:9b334a45a8ff 10000
bogdanm 0:9b334a45a8ff 10001
bogdanm 0:9b334a45a8ff 10002 /* PMC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 10003 /** Peripheral PMC base address */
bogdanm 0:9b334a45a8ff 10004 #define PMC_BASE (0x4007D000u)
bogdanm 0:9b334a45a8ff 10005 /** Peripheral PMC base pointer */
bogdanm 0:9b334a45a8ff 10006 #define PMC ((PMC_Type *)PMC_BASE)
bogdanm 0:9b334a45a8ff 10007 #define PMC_BASE_PTR (PMC)
bogdanm 0:9b334a45a8ff 10008 /** Array initializer of PMC peripheral base addresses */
bogdanm 0:9b334a45a8ff 10009 #define PMC_BASE_ADDRS { PMC_BASE }
bogdanm 0:9b334a45a8ff 10010 /** Array initializer of PMC peripheral base pointers */
bogdanm 0:9b334a45a8ff 10011 #define PMC_BASE_PTRS { PMC }
bogdanm 0:9b334a45a8ff 10012 /** Interrupt vectors for the PMC peripheral type */
bogdanm 0:9b334a45a8ff 10013 #define PMC_IRQS { LVD_LVW_IRQn }
bogdanm 0:9b334a45a8ff 10014
bogdanm 0:9b334a45a8ff 10015 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10016 -- PMC - Register accessor macros
bogdanm 0:9b334a45a8ff 10017 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10018
bogdanm 0:9b334a45a8ff 10019 /*!
bogdanm 0:9b334a45a8ff 10020 * @addtogroup PMC_Register_Accessor_Macros PMC - Register accessor macros
bogdanm 0:9b334a45a8ff 10021 * @{
bogdanm 0:9b334a45a8ff 10022 */
bogdanm 0:9b334a45a8ff 10023
bogdanm 0:9b334a45a8ff 10024
bogdanm 0:9b334a45a8ff 10025 /* PMC - Register instance definitions */
bogdanm 0:9b334a45a8ff 10026 /* PMC */
bogdanm 0:9b334a45a8ff 10027 #define PMC_LVDSC1 PMC_LVDSC1_REG(PMC)
bogdanm 0:9b334a45a8ff 10028 #define PMC_LVDSC2 PMC_LVDSC2_REG(PMC)
bogdanm 0:9b334a45a8ff 10029 #define PMC_REGSC PMC_REGSC_REG(PMC)
bogdanm 0:9b334a45a8ff 10030
bogdanm 0:9b334a45a8ff 10031 /*!
bogdanm 0:9b334a45a8ff 10032 * @}
bogdanm 0:9b334a45a8ff 10033 */ /* end of group PMC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10034
bogdanm 0:9b334a45a8ff 10035
bogdanm 0:9b334a45a8ff 10036 /*!
bogdanm 0:9b334a45a8ff 10037 * @}
bogdanm 0:9b334a45a8ff 10038 */ /* end of group PMC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 10039
bogdanm 0:9b334a45a8ff 10040
bogdanm 0:9b334a45a8ff 10041 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10042 -- PORT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10043 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10044
bogdanm 0:9b334a45a8ff 10045 /*!
bogdanm 0:9b334a45a8ff 10046 * @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10047 * @{
bogdanm 0:9b334a45a8ff 10048 */
bogdanm 0:9b334a45a8ff 10049
bogdanm 0:9b334a45a8ff 10050 /** PORT - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 10051 typedef struct {
bogdanm 0:9b334a45a8ff 10052 __IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 10053 __O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
bogdanm 0:9b334a45a8ff 10054 __O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
bogdanm 0:9b334a45a8ff 10055 uint8_t RESERVED_0[24];
bogdanm 0:9b334a45a8ff 10056 __IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
bogdanm 0:9b334a45a8ff 10057 uint8_t RESERVED_1[28];
bogdanm 0:9b334a45a8ff 10058 __IO uint32_t DFER; /**< Digital Filter Enable Register, offset: 0xC0 */
bogdanm 0:9b334a45a8ff 10059 __IO uint32_t DFCR; /**< Digital Filter Clock Register, offset: 0xC4 */
bogdanm 0:9b334a45a8ff 10060 __IO uint32_t DFWR; /**< Digital Filter Width Register, offset: 0xC8 */
bogdanm 0:9b334a45a8ff 10061 } PORT_Type, *PORT_MemMapPtr;
bogdanm 0:9b334a45a8ff 10062
bogdanm 0:9b334a45a8ff 10063 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10064 -- PORT - Register accessor macros
bogdanm 0:9b334a45a8ff 10065 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10066
bogdanm 0:9b334a45a8ff 10067 /*!
bogdanm 0:9b334a45a8ff 10068 * @addtogroup PORT_Register_Accessor_Macros PORT - Register accessor macros
bogdanm 0:9b334a45a8ff 10069 * @{
bogdanm 0:9b334a45a8ff 10070 */
bogdanm 0:9b334a45a8ff 10071
bogdanm 0:9b334a45a8ff 10072
bogdanm 0:9b334a45a8ff 10073 /* PORT - Register accessors */
bogdanm 0:9b334a45a8ff 10074 #define PORT_PCR_REG(base,index) ((base)->PCR[index])
bogdanm 0:9b334a45a8ff 10075 #define PORT_GPCLR_REG(base) ((base)->GPCLR)
bogdanm 0:9b334a45a8ff 10076 #define PORT_GPCHR_REG(base) ((base)->GPCHR)
bogdanm 0:9b334a45a8ff 10077 #define PORT_ISFR_REG(base) ((base)->ISFR)
bogdanm 0:9b334a45a8ff 10078 #define PORT_DFER_REG(base) ((base)->DFER)
bogdanm 0:9b334a45a8ff 10079 #define PORT_DFCR_REG(base) ((base)->DFCR)
bogdanm 0:9b334a45a8ff 10080 #define PORT_DFWR_REG(base) ((base)->DFWR)
bogdanm 0:9b334a45a8ff 10081
bogdanm 0:9b334a45a8ff 10082 /*!
bogdanm 0:9b334a45a8ff 10083 * @}
bogdanm 0:9b334a45a8ff 10084 */ /* end of group PORT_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10085
bogdanm 0:9b334a45a8ff 10086
bogdanm 0:9b334a45a8ff 10087 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10088 -- PORT Register Masks
bogdanm 0:9b334a45a8ff 10089 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10090
bogdanm 0:9b334a45a8ff 10091 /*!
bogdanm 0:9b334a45a8ff 10092 * @addtogroup PORT_Register_Masks PORT Register Masks
bogdanm 0:9b334a45a8ff 10093 * @{
bogdanm 0:9b334a45a8ff 10094 */
bogdanm 0:9b334a45a8ff 10095
bogdanm 0:9b334a45a8ff 10096 /* PCR Bit Fields */
bogdanm 0:9b334a45a8ff 10097 #define PORT_PCR_PS_MASK 0x1u
bogdanm 0:9b334a45a8ff 10098 #define PORT_PCR_PS_SHIFT 0
bogdanm 0:9b334a45a8ff 10099 #define PORT_PCR_PE_MASK 0x2u
bogdanm 0:9b334a45a8ff 10100 #define PORT_PCR_PE_SHIFT 1
bogdanm 0:9b334a45a8ff 10101 #define PORT_PCR_SRE_MASK 0x4u
bogdanm 0:9b334a45a8ff 10102 #define PORT_PCR_SRE_SHIFT 2
bogdanm 0:9b334a45a8ff 10103 #define PORT_PCR_PFE_MASK 0x10u
bogdanm 0:9b334a45a8ff 10104 #define PORT_PCR_PFE_SHIFT 4
bogdanm 0:9b334a45a8ff 10105 #define PORT_PCR_ODE_MASK 0x20u
bogdanm 0:9b334a45a8ff 10106 #define PORT_PCR_ODE_SHIFT 5
bogdanm 0:9b334a45a8ff 10107 #define PORT_PCR_DSE_MASK 0x40u
bogdanm 0:9b334a45a8ff 10108 #define PORT_PCR_DSE_SHIFT 6
bogdanm 0:9b334a45a8ff 10109 #define PORT_PCR_MUX_MASK 0x700u
bogdanm 0:9b334a45a8ff 10110 #define PORT_PCR_MUX_SHIFT 8
bogdanm 0:9b334a45a8ff 10111 #define PORT_PCR_MUX(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_MUX_SHIFT))&PORT_PCR_MUX_MASK)
bogdanm 0:9b334a45a8ff 10112 #define PORT_PCR_LK_MASK 0x8000u
bogdanm 0:9b334a45a8ff 10113 #define PORT_PCR_LK_SHIFT 15
bogdanm 0:9b334a45a8ff 10114 #define PORT_PCR_IRQC_MASK 0xF0000u
bogdanm 0:9b334a45a8ff 10115 #define PORT_PCR_IRQC_SHIFT 16
bogdanm 0:9b334a45a8ff 10116 #define PORT_PCR_IRQC(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_IRQC_SHIFT))&PORT_PCR_IRQC_MASK)
bogdanm 0:9b334a45a8ff 10117 #define PORT_PCR_ISF_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 10118 #define PORT_PCR_ISF_SHIFT 24
bogdanm 0:9b334a45a8ff 10119 /* GPCLR Bit Fields */
bogdanm 0:9b334a45a8ff 10120 #define PORT_GPCLR_GPWD_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 10121 #define PORT_GPCLR_GPWD_SHIFT 0
bogdanm 0:9b334a45a8ff 10122 #define PORT_GPCLR_GPWD(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWD_SHIFT))&PORT_GPCLR_GPWD_MASK)
bogdanm 0:9b334a45a8ff 10123 #define PORT_GPCLR_GPWE_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 10124 #define PORT_GPCLR_GPWE_SHIFT 16
bogdanm 0:9b334a45a8ff 10125 #define PORT_GPCLR_GPWE(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWE_SHIFT))&PORT_GPCLR_GPWE_MASK)
bogdanm 0:9b334a45a8ff 10126 /* GPCHR Bit Fields */
bogdanm 0:9b334a45a8ff 10127 #define PORT_GPCHR_GPWD_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 10128 #define PORT_GPCHR_GPWD_SHIFT 0
bogdanm 0:9b334a45a8ff 10129 #define PORT_GPCHR_GPWD(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWD_SHIFT))&PORT_GPCHR_GPWD_MASK)
bogdanm 0:9b334a45a8ff 10130 #define PORT_GPCHR_GPWE_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 10131 #define PORT_GPCHR_GPWE_SHIFT 16
bogdanm 0:9b334a45a8ff 10132 #define PORT_GPCHR_GPWE(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWE_SHIFT))&PORT_GPCHR_GPWE_MASK)
bogdanm 0:9b334a45a8ff 10133 /* ISFR Bit Fields */
bogdanm 0:9b334a45a8ff 10134 #define PORT_ISFR_ISF_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 10135 #define PORT_ISFR_ISF_SHIFT 0
bogdanm 0:9b334a45a8ff 10136 #define PORT_ISFR_ISF(x) (((uint32_t)(((uint32_t)(x))<<PORT_ISFR_ISF_SHIFT))&PORT_ISFR_ISF_MASK)
bogdanm 0:9b334a45a8ff 10137 /* DFER Bit Fields */
bogdanm 0:9b334a45a8ff 10138 #define PORT_DFER_DFE_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 10139 #define PORT_DFER_DFE_SHIFT 0
bogdanm 0:9b334a45a8ff 10140 #define PORT_DFER_DFE(x) (((uint32_t)(((uint32_t)(x))<<PORT_DFER_DFE_SHIFT))&PORT_DFER_DFE_MASK)
bogdanm 0:9b334a45a8ff 10141 /* DFCR Bit Fields */
bogdanm 0:9b334a45a8ff 10142 #define PORT_DFCR_CS_MASK 0x1u
bogdanm 0:9b334a45a8ff 10143 #define PORT_DFCR_CS_SHIFT 0
bogdanm 0:9b334a45a8ff 10144 /* DFWR Bit Fields */
bogdanm 0:9b334a45a8ff 10145 #define PORT_DFWR_FILT_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 10146 #define PORT_DFWR_FILT_SHIFT 0
bogdanm 0:9b334a45a8ff 10147 #define PORT_DFWR_FILT(x) (((uint32_t)(((uint32_t)(x))<<PORT_DFWR_FILT_SHIFT))&PORT_DFWR_FILT_MASK)
bogdanm 0:9b334a45a8ff 10148
bogdanm 0:9b334a45a8ff 10149 /*!
bogdanm 0:9b334a45a8ff 10150 * @}
bogdanm 0:9b334a45a8ff 10151 */ /* end of group PORT_Register_Masks */
bogdanm 0:9b334a45a8ff 10152
bogdanm 0:9b334a45a8ff 10153
bogdanm 0:9b334a45a8ff 10154 /* PORT - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 10155 /** Peripheral PORTA base address */
bogdanm 0:9b334a45a8ff 10156 #define PORTA_BASE (0x40049000u)
bogdanm 0:9b334a45a8ff 10157 /** Peripheral PORTA base pointer */
bogdanm 0:9b334a45a8ff 10158 #define PORTA ((PORT_Type *)PORTA_BASE)
bogdanm 0:9b334a45a8ff 10159 #define PORTA_BASE_PTR (PORTA)
bogdanm 0:9b334a45a8ff 10160 /** Peripheral PORTB base address */
bogdanm 0:9b334a45a8ff 10161 #define PORTB_BASE (0x4004A000u)
bogdanm 0:9b334a45a8ff 10162 /** Peripheral PORTB base pointer */
bogdanm 0:9b334a45a8ff 10163 #define PORTB ((PORT_Type *)PORTB_BASE)
bogdanm 0:9b334a45a8ff 10164 #define PORTB_BASE_PTR (PORTB)
bogdanm 0:9b334a45a8ff 10165 /** Peripheral PORTC base address */
bogdanm 0:9b334a45a8ff 10166 #define PORTC_BASE (0x4004B000u)
bogdanm 0:9b334a45a8ff 10167 /** Peripheral PORTC base pointer */
bogdanm 0:9b334a45a8ff 10168 #define PORTC ((PORT_Type *)PORTC_BASE)
bogdanm 0:9b334a45a8ff 10169 #define PORTC_BASE_PTR (PORTC)
bogdanm 0:9b334a45a8ff 10170 /** Peripheral PORTD base address */
bogdanm 0:9b334a45a8ff 10171 #define PORTD_BASE (0x4004C000u)
bogdanm 0:9b334a45a8ff 10172 /** Peripheral PORTD base pointer */
bogdanm 0:9b334a45a8ff 10173 #define PORTD ((PORT_Type *)PORTD_BASE)
bogdanm 0:9b334a45a8ff 10174 #define PORTD_BASE_PTR (PORTD)
bogdanm 0:9b334a45a8ff 10175 /** Peripheral PORTE base address */
bogdanm 0:9b334a45a8ff 10176 #define PORTE_BASE (0x4004D000u)
bogdanm 0:9b334a45a8ff 10177 /** Peripheral PORTE base pointer */
bogdanm 0:9b334a45a8ff 10178 #define PORTE ((PORT_Type *)PORTE_BASE)
bogdanm 0:9b334a45a8ff 10179 #define PORTE_BASE_PTR (PORTE)
bogdanm 0:9b334a45a8ff 10180 /** Array initializer of PORT peripheral base addresses */
bogdanm 0:9b334a45a8ff 10181 #define PORT_BASE_ADDRS { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }
bogdanm 0:9b334a45a8ff 10182 /** Array initializer of PORT peripheral base pointers */
bogdanm 0:9b334a45a8ff 10183 #define PORT_BASE_PTRS { PORTA, PORTB, PORTC, PORTD, PORTE }
bogdanm 0:9b334a45a8ff 10184 /** Interrupt vectors for the PORT peripheral type */
bogdanm 0:9b334a45a8ff 10185 #define PORT_IRQS { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }
bogdanm 0:9b334a45a8ff 10186
bogdanm 0:9b334a45a8ff 10187 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10188 -- PORT - Register accessor macros
bogdanm 0:9b334a45a8ff 10189 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10190
bogdanm 0:9b334a45a8ff 10191 /*!
bogdanm 0:9b334a45a8ff 10192 * @addtogroup PORT_Register_Accessor_Macros PORT - Register accessor macros
bogdanm 0:9b334a45a8ff 10193 * @{
bogdanm 0:9b334a45a8ff 10194 */
bogdanm 0:9b334a45a8ff 10195
bogdanm 0:9b334a45a8ff 10196
bogdanm 0:9b334a45a8ff 10197 /* PORT - Register instance definitions */
bogdanm 0:9b334a45a8ff 10198 /* PORTA */
bogdanm 0:9b334a45a8ff 10199 #define PORTA_PCR0 PORT_PCR_REG(PORTA,0)
bogdanm 0:9b334a45a8ff 10200 #define PORTA_PCR1 PORT_PCR_REG(PORTA,1)
bogdanm 0:9b334a45a8ff 10201 #define PORTA_PCR2 PORT_PCR_REG(PORTA,2)
bogdanm 0:9b334a45a8ff 10202 #define PORTA_PCR3 PORT_PCR_REG(PORTA,3)
bogdanm 0:9b334a45a8ff 10203 #define PORTA_PCR4 PORT_PCR_REG(PORTA,4)
bogdanm 0:9b334a45a8ff 10204 #define PORTA_PCR5 PORT_PCR_REG(PORTA,5)
bogdanm 0:9b334a45a8ff 10205 #define PORTA_PCR6 PORT_PCR_REG(PORTA,6)
bogdanm 0:9b334a45a8ff 10206 #define PORTA_PCR7 PORT_PCR_REG(PORTA,7)
bogdanm 0:9b334a45a8ff 10207 #define PORTA_PCR8 PORT_PCR_REG(PORTA,8)
bogdanm 0:9b334a45a8ff 10208 #define PORTA_PCR9 PORT_PCR_REG(PORTA,9)
bogdanm 0:9b334a45a8ff 10209 #define PORTA_PCR10 PORT_PCR_REG(PORTA,10)
bogdanm 0:9b334a45a8ff 10210 #define PORTA_PCR11 PORT_PCR_REG(PORTA,11)
bogdanm 0:9b334a45a8ff 10211 #define PORTA_PCR12 PORT_PCR_REG(PORTA,12)
bogdanm 0:9b334a45a8ff 10212 #define PORTA_PCR13 PORT_PCR_REG(PORTA,13)
bogdanm 0:9b334a45a8ff 10213 #define PORTA_PCR14 PORT_PCR_REG(PORTA,14)
bogdanm 0:9b334a45a8ff 10214 #define PORTA_PCR15 PORT_PCR_REG(PORTA,15)
bogdanm 0:9b334a45a8ff 10215 #define PORTA_PCR16 PORT_PCR_REG(PORTA,16)
bogdanm 0:9b334a45a8ff 10216 #define PORTA_PCR17 PORT_PCR_REG(PORTA,17)
bogdanm 0:9b334a45a8ff 10217 #define PORTA_PCR18 PORT_PCR_REG(PORTA,18)
bogdanm 0:9b334a45a8ff 10218 #define PORTA_PCR19 PORT_PCR_REG(PORTA,19)
bogdanm 0:9b334a45a8ff 10219 #define PORTA_PCR20 PORT_PCR_REG(PORTA,20)
bogdanm 0:9b334a45a8ff 10220 #define PORTA_PCR21 PORT_PCR_REG(PORTA,21)
bogdanm 0:9b334a45a8ff 10221 #define PORTA_PCR22 PORT_PCR_REG(PORTA,22)
bogdanm 0:9b334a45a8ff 10222 #define PORTA_PCR23 PORT_PCR_REG(PORTA,23)
bogdanm 0:9b334a45a8ff 10223 #define PORTA_PCR24 PORT_PCR_REG(PORTA,24)
bogdanm 0:9b334a45a8ff 10224 #define PORTA_PCR25 PORT_PCR_REG(PORTA,25)
bogdanm 0:9b334a45a8ff 10225 #define PORTA_PCR26 PORT_PCR_REG(PORTA,26)
bogdanm 0:9b334a45a8ff 10226 #define PORTA_PCR27 PORT_PCR_REG(PORTA,27)
bogdanm 0:9b334a45a8ff 10227 #define PORTA_PCR28 PORT_PCR_REG(PORTA,28)
bogdanm 0:9b334a45a8ff 10228 #define PORTA_PCR29 PORT_PCR_REG(PORTA,29)
bogdanm 0:9b334a45a8ff 10229 #define PORTA_PCR30 PORT_PCR_REG(PORTA,30)
bogdanm 0:9b334a45a8ff 10230 #define PORTA_PCR31 PORT_PCR_REG(PORTA,31)
bogdanm 0:9b334a45a8ff 10231 #define PORTA_GPCLR PORT_GPCLR_REG(PORTA)
bogdanm 0:9b334a45a8ff 10232 #define PORTA_GPCHR PORT_GPCHR_REG(PORTA)
bogdanm 0:9b334a45a8ff 10233 #define PORTA_ISFR PORT_ISFR_REG(PORTA)
bogdanm 0:9b334a45a8ff 10234 /* PORTB */
bogdanm 0:9b334a45a8ff 10235 #define PORTB_PCR0 PORT_PCR_REG(PORTB,0)
bogdanm 0:9b334a45a8ff 10236 #define PORTB_PCR1 PORT_PCR_REG(PORTB,1)
bogdanm 0:9b334a45a8ff 10237 #define PORTB_PCR2 PORT_PCR_REG(PORTB,2)
bogdanm 0:9b334a45a8ff 10238 #define PORTB_PCR3 PORT_PCR_REG(PORTB,3)
bogdanm 0:9b334a45a8ff 10239 #define PORTB_PCR4 PORT_PCR_REG(PORTB,4)
bogdanm 0:9b334a45a8ff 10240 #define PORTB_PCR5 PORT_PCR_REG(PORTB,5)
bogdanm 0:9b334a45a8ff 10241 #define PORTB_PCR6 PORT_PCR_REG(PORTB,6)
bogdanm 0:9b334a45a8ff 10242 #define PORTB_PCR7 PORT_PCR_REG(PORTB,7)
bogdanm 0:9b334a45a8ff 10243 #define PORTB_PCR8 PORT_PCR_REG(PORTB,8)
bogdanm 0:9b334a45a8ff 10244 #define PORTB_PCR9 PORT_PCR_REG(PORTB,9)
bogdanm 0:9b334a45a8ff 10245 #define PORTB_PCR10 PORT_PCR_REG(PORTB,10)
bogdanm 0:9b334a45a8ff 10246 #define PORTB_PCR11 PORT_PCR_REG(PORTB,11)
bogdanm 0:9b334a45a8ff 10247 #define PORTB_PCR12 PORT_PCR_REG(PORTB,12)
bogdanm 0:9b334a45a8ff 10248 #define PORTB_PCR13 PORT_PCR_REG(PORTB,13)
bogdanm 0:9b334a45a8ff 10249 #define PORTB_PCR14 PORT_PCR_REG(PORTB,14)
bogdanm 0:9b334a45a8ff 10250 #define PORTB_PCR15 PORT_PCR_REG(PORTB,15)
bogdanm 0:9b334a45a8ff 10251 #define PORTB_PCR16 PORT_PCR_REG(PORTB,16)
bogdanm 0:9b334a45a8ff 10252 #define PORTB_PCR17 PORT_PCR_REG(PORTB,17)
bogdanm 0:9b334a45a8ff 10253 #define PORTB_PCR18 PORT_PCR_REG(PORTB,18)
bogdanm 0:9b334a45a8ff 10254 #define PORTB_PCR19 PORT_PCR_REG(PORTB,19)
bogdanm 0:9b334a45a8ff 10255 #define PORTB_PCR20 PORT_PCR_REG(PORTB,20)
bogdanm 0:9b334a45a8ff 10256 #define PORTB_PCR21 PORT_PCR_REG(PORTB,21)
bogdanm 0:9b334a45a8ff 10257 #define PORTB_PCR22 PORT_PCR_REG(PORTB,22)
bogdanm 0:9b334a45a8ff 10258 #define PORTB_PCR23 PORT_PCR_REG(PORTB,23)
bogdanm 0:9b334a45a8ff 10259 #define PORTB_PCR24 PORT_PCR_REG(PORTB,24)
bogdanm 0:9b334a45a8ff 10260 #define PORTB_PCR25 PORT_PCR_REG(PORTB,25)
bogdanm 0:9b334a45a8ff 10261 #define PORTB_PCR26 PORT_PCR_REG(PORTB,26)
bogdanm 0:9b334a45a8ff 10262 #define PORTB_PCR27 PORT_PCR_REG(PORTB,27)
bogdanm 0:9b334a45a8ff 10263 #define PORTB_PCR28 PORT_PCR_REG(PORTB,28)
bogdanm 0:9b334a45a8ff 10264 #define PORTB_PCR29 PORT_PCR_REG(PORTB,29)
bogdanm 0:9b334a45a8ff 10265 #define PORTB_PCR30 PORT_PCR_REG(PORTB,30)
bogdanm 0:9b334a45a8ff 10266 #define PORTB_PCR31 PORT_PCR_REG(PORTB,31)
bogdanm 0:9b334a45a8ff 10267 #define PORTB_GPCLR PORT_GPCLR_REG(PORTB)
bogdanm 0:9b334a45a8ff 10268 #define PORTB_GPCHR PORT_GPCHR_REG(PORTB)
bogdanm 0:9b334a45a8ff 10269 #define PORTB_ISFR PORT_ISFR_REG(PORTB)
bogdanm 0:9b334a45a8ff 10270 /* PORTC */
bogdanm 0:9b334a45a8ff 10271 #define PORTC_PCR0 PORT_PCR_REG(PORTC,0)
bogdanm 0:9b334a45a8ff 10272 #define PORTC_PCR1 PORT_PCR_REG(PORTC,1)
bogdanm 0:9b334a45a8ff 10273 #define PORTC_PCR2 PORT_PCR_REG(PORTC,2)
bogdanm 0:9b334a45a8ff 10274 #define PORTC_PCR3 PORT_PCR_REG(PORTC,3)
bogdanm 0:9b334a45a8ff 10275 #define PORTC_PCR4 PORT_PCR_REG(PORTC,4)
bogdanm 0:9b334a45a8ff 10276 #define PORTC_PCR5 PORT_PCR_REG(PORTC,5)
bogdanm 0:9b334a45a8ff 10277 #define PORTC_PCR6 PORT_PCR_REG(PORTC,6)
bogdanm 0:9b334a45a8ff 10278 #define PORTC_PCR7 PORT_PCR_REG(PORTC,7)
bogdanm 0:9b334a45a8ff 10279 #define PORTC_PCR8 PORT_PCR_REG(PORTC,8)
bogdanm 0:9b334a45a8ff 10280 #define PORTC_PCR9 PORT_PCR_REG(PORTC,9)
bogdanm 0:9b334a45a8ff 10281 #define PORTC_PCR10 PORT_PCR_REG(PORTC,10)
bogdanm 0:9b334a45a8ff 10282 #define PORTC_PCR11 PORT_PCR_REG(PORTC,11)
bogdanm 0:9b334a45a8ff 10283 #define PORTC_PCR12 PORT_PCR_REG(PORTC,12)
bogdanm 0:9b334a45a8ff 10284 #define PORTC_PCR13 PORT_PCR_REG(PORTC,13)
bogdanm 0:9b334a45a8ff 10285 #define PORTC_PCR14 PORT_PCR_REG(PORTC,14)
bogdanm 0:9b334a45a8ff 10286 #define PORTC_PCR15 PORT_PCR_REG(PORTC,15)
bogdanm 0:9b334a45a8ff 10287 #define PORTC_PCR16 PORT_PCR_REG(PORTC,16)
bogdanm 0:9b334a45a8ff 10288 #define PORTC_PCR17 PORT_PCR_REG(PORTC,17)
bogdanm 0:9b334a45a8ff 10289 #define PORTC_PCR18 PORT_PCR_REG(PORTC,18)
bogdanm 0:9b334a45a8ff 10290 #define PORTC_PCR19 PORT_PCR_REG(PORTC,19)
bogdanm 0:9b334a45a8ff 10291 #define PORTC_PCR20 PORT_PCR_REG(PORTC,20)
bogdanm 0:9b334a45a8ff 10292 #define PORTC_PCR21 PORT_PCR_REG(PORTC,21)
bogdanm 0:9b334a45a8ff 10293 #define PORTC_PCR22 PORT_PCR_REG(PORTC,22)
bogdanm 0:9b334a45a8ff 10294 #define PORTC_PCR23 PORT_PCR_REG(PORTC,23)
bogdanm 0:9b334a45a8ff 10295 #define PORTC_PCR24 PORT_PCR_REG(PORTC,24)
bogdanm 0:9b334a45a8ff 10296 #define PORTC_PCR25 PORT_PCR_REG(PORTC,25)
bogdanm 0:9b334a45a8ff 10297 #define PORTC_PCR26 PORT_PCR_REG(PORTC,26)
bogdanm 0:9b334a45a8ff 10298 #define PORTC_PCR27 PORT_PCR_REG(PORTC,27)
bogdanm 0:9b334a45a8ff 10299 #define PORTC_PCR28 PORT_PCR_REG(PORTC,28)
bogdanm 0:9b334a45a8ff 10300 #define PORTC_PCR29 PORT_PCR_REG(PORTC,29)
bogdanm 0:9b334a45a8ff 10301 #define PORTC_PCR30 PORT_PCR_REG(PORTC,30)
bogdanm 0:9b334a45a8ff 10302 #define PORTC_PCR31 PORT_PCR_REG(PORTC,31)
bogdanm 0:9b334a45a8ff 10303 #define PORTC_GPCLR PORT_GPCLR_REG(PORTC)
bogdanm 0:9b334a45a8ff 10304 #define PORTC_GPCHR PORT_GPCHR_REG(PORTC)
bogdanm 0:9b334a45a8ff 10305 #define PORTC_ISFR PORT_ISFR_REG(PORTC)
bogdanm 0:9b334a45a8ff 10306 /* PORTD */
bogdanm 0:9b334a45a8ff 10307 #define PORTD_PCR0 PORT_PCR_REG(PORTD,0)
bogdanm 0:9b334a45a8ff 10308 #define PORTD_PCR1 PORT_PCR_REG(PORTD,1)
bogdanm 0:9b334a45a8ff 10309 #define PORTD_PCR2 PORT_PCR_REG(PORTD,2)
bogdanm 0:9b334a45a8ff 10310 #define PORTD_PCR3 PORT_PCR_REG(PORTD,3)
bogdanm 0:9b334a45a8ff 10311 #define PORTD_PCR4 PORT_PCR_REG(PORTD,4)
bogdanm 0:9b334a45a8ff 10312 #define PORTD_PCR5 PORT_PCR_REG(PORTD,5)
bogdanm 0:9b334a45a8ff 10313 #define PORTD_PCR6 PORT_PCR_REG(PORTD,6)
bogdanm 0:9b334a45a8ff 10314 #define PORTD_PCR7 PORT_PCR_REG(PORTD,7)
bogdanm 0:9b334a45a8ff 10315 #define PORTD_PCR8 PORT_PCR_REG(PORTD,8)
bogdanm 0:9b334a45a8ff 10316 #define PORTD_PCR9 PORT_PCR_REG(PORTD,9)
bogdanm 0:9b334a45a8ff 10317 #define PORTD_PCR10 PORT_PCR_REG(PORTD,10)
bogdanm 0:9b334a45a8ff 10318 #define PORTD_PCR11 PORT_PCR_REG(PORTD,11)
bogdanm 0:9b334a45a8ff 10319 #define PORTD_PCR12 PORT_PCR_REG(PORTD,12)
bogdanm 0:9b334a45a8ff 10320 #define PORTD_PCR13 PORT_PCR_REG(PORTD,13)
bogdanm 0:9b334a45a8ff 10321 #define PORTD_PCR14 PORT_PCR_REG(PORTD,14)
bogdanm 0:9b334a45a8ff 10322 #define PORTD_PCR15 PORT_PCR_REG(PORTD,15)
bogdanm 0:9b334a45a8ff 10323 #define PORTD_PCR16 PORT_PCR_REG(PORTD,16)
bogdanm 0:9b334a45a8ff 10324 #define PORTD_PCR17 PORT_PCR_REG(PORTD,17)
bogdanm 0:9b334a45a8ff 10325 #define PORTD_PCR18 PORT_PCR_REG(PORTD,18)
bogdanm 0:9b334a45a8ff 10326 #define PORTD_PCR19 PORT_PCR_REG(PORTD,19)
bogdanm 0:9b334a45a8ff 10327 #define PORTD_PCR20 PORT_PCR_REG(PORTD,20)
bogdanm 0:9b334a45a8ff 10328 #define PORTD_PCR21 PORT_PCR_REG(PORTD,21)
bogdanm 0:9b334a45a8ff 10329 #define PORTD_PCR22 PORT_PCR_REG(PORTD,22)
bogdanm 0:9b334a45a8ff 10330 #define PORTD_PCR23 PORT_PCR_REG(PORTD,23)
bogdanm 0:9b334a45a8ff 10331 #define PORTD_PCR24 PORT_PCR_REG(PORTD,24)
bogdanm 0:9b334a45a8ff 10332 #define PORTD_PCR25 PORT_PCR_REG(PORTD,25)
bogdanm 0:9b334a45a8ff 10333 #define PORTD_PCR26 PORT_PCR_REG(PORTD,26)
bogdanm 0:9b334a45a8ff 10334 #define PORTD_PCR27 PORT_PCR_REG(PORTD,27)
bogdanm 0:9b334a45a8ff 10335 #define PORTD_PCR28 PORT_PCR_REG(PORTD,28)
bogdanm 0:9b334a45a8ff 10336 #define PORTD_PCR29 PORT_PCR_REG(PORTD,29)
bogdanm 0:9b334a45a8ff 10337 #define PORTD_PCR30 PORT_PCR_REG(PORTD,30)
bogdanm 0:9b334a45a8ff 10338 #define PORTD_PCR31 PORT_PCR_REG(PORTD,31)
bogdanm 0:9b334a45a8ff 10339 #define PORTD_GPCLR PORT_GPCLR_REG(PORTD)
bogdanm 0:9b334a45a8ff 10340 #define PORTD_GPCHR PORT_GPCHR_REG(PORTD)
bogdanm 0:9b334a45a8ff 10341 #define PORTD_ISFR PORT_ISFR_REG(PORTD)
bogdanm 0:9b334a45a8ff 10342 #define PORTD_DFER PORT_DFER_REG(PORTD)
bogdanm 0:9b334a45a8ff 10343 #define PORTD_DFCR PORT_DFCR_REG(PORTD)
bogdanm 0:9b334a45a8ff 10344 #define PORTD_DFWR PORT_DFWR_REG(PORTD)
bogdanm 0:9b334a45a8ff 10345 /* PORTE */
bogdanm 0:9b334a45a8ff 10346 #define PORTE_PCR0 PORT_PCR_REG(PORTE,0)
bogdanm 0:9b334a45a8ff 10347 #define PORTE_PCR1 PORT_PCR_REG(PORTE,1)
bogdanm 0:9b334a45a8ff 10348 #define PORTE_PCR2 PORT_PCR_REG(PORTE,2)
bogdanm 0:9b334a45a8ff 10349 #define PORTE_PCR3 PORT_PCR_REG(PORTE,3)
bogdanm 0:9b334a45a8ff 10350 #define PORTE_PCR4 PORT_PCR_REG(PORTE,4)
bogdanm 0:9b334a45a8ff 10351 #define PORTE_PCR5 PORT_PCR_REG(PORTE,5)
bogdanm 0:9b334a45a8ff 10352 #define PORTE_PCR6 PORT_PCR_REG(PORTE,6)
bogdanm 0:9b334a45a8ff 10353 #define PORTE_PCR7 PORT_PCR_REG(PORTE,7)
bogdanm 0:9b334a45a8ff 10354 #define PORTE_PCR8 PORT_PCR_REG(PORTE,8)
bogdanm 0:9b334a45a8ff 10355 #define PORTE_PCR9 PORT_PCR_REG(PORTE,9)
bogdanm 0:9b334a45a8ff 10356 #define PORTE_PCR10 PORT_PCR_REG(PORTE,10)
bogdanm 0:9b334a45a8ff 10357 #define PORTE_PCR11 PORT_PCR_REG(PORTE,11)
bogdanm 0:9b334a45a8ff 10358 #define PORTE_PCR12 PORT_PCR_REG(PORTE,12)
bogdanm 0:9b334a45a8ff 10359 #define PORTE_PCR13 PORT_PCR_REG(PORTE,13)
bogdanm 0:9b334a45a8ff 10360 #define PORTE_PCR14 PORT_PCR_REG(PORTE,14)
bogdanm 0:9b334a45a8ff 10361 #define PORTE_PCR15 PORT_PCR_REG(PORTE,15)
bogdanm 0:9b334a45a8ff 10362 #define PORTE_PCR16 PORT_PCR_REG(PORTE,16)
bogdanm 0:9b334a45a8ff 10363 #define PORTE_PCR17 PORT_PCR_REG(PORTE,17)
bogdanm 0:9b334a45a8ff 10364 #define PORTE_PCR18 PORT_PCR_REG(PORTE,18)
bogdanm 0:9b334a45a8ff 10365 #define PORTE_PCR19 PORT_PCR_REG(PORTE,19)
bogdanm 0:9b334a45a8ff 10366 #define PORTE_PCR20 PORT_PCR_REG(PORTE,20)
bogdanm 0:9b334a45a8ff 10367 #define PORTE_PCR21 PORT_PCR_REG(PORTE,21)
bogdanm 0:9b334a45a8ff 10368 #define PORTE_PCR22 PORT_PCR_REG(PORTE,22)
bogdanm 0:9b334a45a8ff 10369 #define PORTE_PCR23 PORT_PCR_REG(PORTE,23)
bogdanm 0:9b334a45a8ff 10370 #define PORTE_PCR24 PORT_PCR_REG(PORTE,24)
bogdanm 0:9b334a45a8ff 10371 #define PORTE_PCR25 PORT_PCR_REG(PORTE,25)
bogdanm 0:9b334a45a8ff 10372 #define PORTE_PCR26 PORT_PCR_REG(PORTE,26)
bogdanm 0:9b334a45a8ff 10373 #define PORTE_PCR27 PORT_PCR_REG(PORTE,27)
bogdanm 0:9b334a45a8ff 10374 #define PORTE_PCR28 PORT_PCR_REG(PORTE,28)
bogdanm 0:9b334a45a8ff 10375 #define PORTE_PCR29 PORT_PCR_REG(PORTE,29)
bogdanm 0:9b334a45a8ff 10376 #define PORTE_PCR30 PORT_PCR_REG(PORTE,30)
bogdanm 0:9b334a45a8ff 10377 #define PORTE_PCR31 PORT_PCR_REG(PORTE,31)
bogdanm 0:9b334a45a8ff 10378 #define PORTE_GPCLR PORT_GPCLR_REG(PORTE)
bogdanm 0:9b334a45a8ff 10379 #define PORTE_GPCHR PORT_GPCHR_REG(PORTE)
bogdanm 0:9b334a45a8ff 10380 #define PORTE_ISFR PORT_ISFR_REG(PORTE)
bogdanm 0:9b334a45a8ff 10381
bogdanm 0:9b334a45a8ff 10382 /* PORT - Register array accessors */
bogdanm 0:9b334a45a8ff 10383 #define PORTA_PCR(index) PORT_PCR_REG(PORTA,index)
bogdanm 0:9b334a45a8ff 10384 #define PORTB_PCR(index) PORT_PCR_REG(PORTB,index)
bogdanm 0:9b334a45a8ff 10385 #define PORTC_PCR(index) PORT_PCR_REG(PORTC,index)
bogdanm 0:9b334a45a8ff 10386 #define PORTD_PCR(index) PORT_PCR_REG(PORTD,index)
bogdanm 0:9b334a45a8ff 10387 #define PORTE_PCR(index) PORT_PCR_REG(PORTE,index)
bogdanm 0:9b334a45a8ff 10388
bogdanm 0:9b334a45a8ff 10389 /*!
bogdanm 0:9b334a45a8ff 10390 * @}
bogdanm 0:9b334a45a8ff 10391 */ /* end of group PORT_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10392
bogdanm 0:9b334a45a8ff 10393
bogdanm 0:9b334a45a8ff 10394 /*!
bogdanm 0:9b334a45a8ff 10395 * @}
bogdanm 0:9b334a45a8ff 10396 */ /* end of group PORT_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 10397
bogdanm 0:9b334a45a8ff 10398
bogdanm 0:9b334a45a8ff 10399 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10400 -- RCM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10401 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10402
bogdanm 0:9b334a45a8ff 10403 /*!
bogdanm 0:9b334a45a8ff 10404 * @addtogroup RCM_Peripheral_Access_Layer RCM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10405 * @{
bogdanm 0:9b334a45a8ff 10406 */
bogdanm 0:9b334a45a8ff 10407
bogdanm 0:9b334a45a8ff 10408 /** RCM - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 10409 typedef struct {
bogdanm 0:9b334a45a8ff 10410 __I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
bogdanm 0:9b334a45a8ff 10411 __I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
bogdanm 0:9b334a45a8ff 10412 uint8_t RESERVED_0[2];
bogdanm 0:9b334a45a8ff 10413 __IO uint8_t RPFC; /**< Reset Pin Filter Control register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 10414 __IO uint8_t RPFW; /**< Reset Pin Filter Width register, offset: 0x5 */
bogdanm 0:9b334a45a8ff 10415 uint8_t RESERVED_1[1];
bogdanm 0:9b334a45a8ff 10416 __I uint8_t MR; /**< Mode Register, offset: 0x7 */
bogdanm 0:9b334a45a8ff 10417 } RCM_Type, *RCM_MemMapPtr;
bogdanm 0:9b334a45a8ff 10418
bogdanm 0:9b334a45a8ff 10419 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10420 -- RCM - Register accessor macros
bogdanm 0:9b334a45a8ff 10421 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10422
bogdanm 0:9b334a45a8ff 10423 /*!
bogdanm 0:9b334a45a8ff 10424 * @addtogroup RCM_Register_Accessor_Macros RCM - Register accessor macros
bogdanm 0:9b334a45a8ff 10425 * @{
bogdanm 0:9b334a45a8ff 10426 */
bogdanm 0:9b334a45a8ff 10427
bogdanm 0:9b334a45a8ff 10428
bogdanm 0:9b334a45a8ff 10429 /* RCM - Register accessors */
bogdanm 0:9b334a45a8ff 10430 #define RCM_SRS0_REG(base) ((base)->SRS0)
bogdanm 0:9b334a45a8ff 10431 #define RCM_SRS1_REG(base) ((base)->SRS1)
bogdanm 0:9b334a45a8ff 10432 #define RCM_RPFC_REG(base) ((base)->RPFC)
bogdanm 0:9b334a45a8ff 10433 #define RCM_RPFW_REG(base) ((base)->RPFW)
bogdanm 0:9b334a45a8ff 10434 #define RCM_MR_REG(base) ((base)->MR)
bogdanm 0:9b334a45a8ff 10435
bogdanm 0:9b334a45a8ff 10436 /*!
bogdanm 0:9b334a45a8ff 10437 * @}
bogdanm 0:9b334a45a8ff 10438 */ /* end of group RCM_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10439
bogdanm 0:9b334a45a8ff 10440
bogdanm 0:9b334a45a8ff 10441 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10442 -- RCM Register Masks
bogdanm 0:9b334a45a8ff 10443 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10444
bogdanm 0:9b334a45a8ff 10445 /*!
bogdanm 0:9b334a45a8ff 10446 * @addtogroup RCM_Register_Masks RCM Register Masks
bogdanm 0:9b334a45a8ff 10447 * @{
bogdanm 0:9b334a45a8ff 10448 */
bogdanm 0:9b334a45a8ff 10449
bogdanm 0:9b334a45a8ff 10450 /* SRS0 Bit Fields */
bogdanm 0:9b334a45a8ff 10451 #define RCM_SRS0_WAKEUP_MASK 0x1u
bogdanm 0:9b334a45a8ff 10452 #define RCM_SRS0_WAKEUP_SHIFT 0
bogdanm 0:9b334a45a8ff 10453 #define RCM_SRS0_LVD_MASK 0x2u
bogdanm 0:9b334a45a8ff 10454 #define RCM_SRS0_LVD_SHIFT 1
bogdanm 0:9b334a45a8ff 10455 #define RCM_SRS0_LOC_MASK 0x4u
bogdanm 0:9b334a45a8ff 10456 #define RCM_SRS0_LOC_SHIFT 2
bogdanm 0:9b334a45a8ff 10457 #define RCM_SRS0_LOL_MASK 0x8u
bogdanm 0:9b334a45a8ff 10458 #define RCM_SRS0_LOL_SHIFT 3
bogdanm 0:9b334a45a8ff 10459 #define RCM_SRS0_WDOG_MASK 0x20u
bogdanm 0:9b334a45a8ff 10460 #define RCM_SRS0_WDOG_SHIFT 5
bogdanm 0:9b334a45a8ff 10461 #define RCM_SRS0_PIN_MASK 0x40u
bogdanm 0:9b334a45a8ff 10462 #define RCM_SRS0_PIN_SHIFT 6
bogdanm 0:9b334a45a8ff 10463 #define RCM_SRS0_POR_MASK 0x80u
bogdanm 0:9b334a45a8ff 10464 #define RCM_SRS0_POR_SHIFT 7
bogdanm 0:9b334a45a8ff 10465 /* SRS1 Bit Fields */
bogdanm 0:9b334a45a8ff 10466 #define RCM_SRS1_JTAG_MASK 0x1u
bogdanm 0:9b334a45a8ff 10467 #define RCM_SRS1_JTAG_SHIFT 0
bogdanm 0:9b334a45a8ff 10468 #define RCM_SRS1_LOCKUP_MASK 0x2u
bogdanm 0:9b334a45a8ff 10469 #define RCM_SRS1_LOCKUP_SHIFT 1
bogdanm 0:9b334a45a8ff 10470 #define RCM_SRS1_SW_MASK 0x4u
bogdanm 0:9b334a45a8ff 10471 #define RCM_SRS1_SW_SHIFT 2
bogdanm 0:9b334a45a8ff 10472 #define RCM_SRS1_MDM_AP_MASK 0x8u
bogdanm 0:9b334a45a8ff 10473 #define RCM_SRS1_MDM_AP_SHIFT 3
bogdanm 0:9b334a45a8ff 10474 #define RCM_SRS1_EZPT_MASK 0x10u
bogdanm 0:9b334a45a8ff 10475 #define RCM_SRS1_EZPT_SHIFT 4
bogdanm 0:9b334a45a8ff 10476 #define RCM_SRS1_SACKERR_MASK 0x20u
bogdanm 0:9b334a45a8ff 10477 #define RCM_SRS1_SACKERR_SHIFT 5
bogdanm 0:9b334a45a8ff 10478 /* RPFC Bit Fields */
bogdanm 0:9b334a45a8ff 10479 #define RCM_RPFC_RSTFLTSRW_MASK 0x3u
bogdanm 0:9b334a45a8ff 10480 #define RCM_RPFC_RSTFLTSRW_SHIFT 0
bogdanm 0:9b334a45a8ff 10481 #define RCM_RPFC_RSTFLTSRW(x) (((uint8_t)(((uint8_t)(x))<<RCM_RPFC_RSTFLTSRW_SHIFT))&RCM_RPFC_RSTFLTSRW_MASK)
bogdanm 0:9b334a45a8ff 10482 #define RCM_RPFC_RSTFLTSS_MASK 0x4u
bogdanm 0:9b334a45a8ff 10483 #define RCM_RPFC_RSTFLTSS_SHIFT 2
bogdanm 0:9b334a45a8ff 10484 /* RPFW Bit Fields */
bogdanm 0:9b334a45a8ff 10485 #define RCM_RPFW_RSTFLTSEL_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 10486 #define RCM_RPFW_RSTFLTSEL_SHIFT 0
bogdanm 0:9b334a45a8ff 10487 #define RCM_RPFW_RSTFLTSEL(x) (((uint8_t)(((uint8_t)(x))<<RCM_RPFW_RSTFLTSEL_SHIFT))&RCM_RPFW_RSTFLTSEL_MASK)
bogdanm 0:9b334a45a8ff 10488 /* MR Bit Fields */
bogdanm 0:9b334a45a8ff 10489 #define RCM_MR_EZP_MS_MASK 0x2u
bogdanm 0:9b334a45a8ff 10490 #define RCM_MR_EZP_MS_SHIFT 1
bogdanm 0:9b334a45a8ff 10491
bogdanm 0:9b334a45a8ff 10492 /*!
bogdanm 0:9b334a45a8ff 10493 * @}
bogdanm 0:9b334a45a8ff 10494 */ /* end of group RCM_Register_Masks */
bogdanm 0:9b334a45a8ff 10495
bogdanm 0:9b334a45a8ff 10496
bogdanm 0:9b334a45a8ff 10497 /* RCM - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 10498 /** Peripheral RCM base address */
bogdanm 0:9b334a45a8ff 10499 #define RCM_BASE (0x4007F000u)
bogdanm 0:9b334a45a8ff 10500 /** Peripheral RCM base pointer */
bogdanm 0:9b334a45a8ff 10501 #define RCM ((RCM_Type *)RCM_BASE)
bogdanm 0:9b334a45a8ff 10502 #define RCM_BASE_PTR (RCM)
bogdanm 0:9b334a45a8ff 10503 /** Array initializer of RCM peripheral base addresses */
bogdanm 0:9b334a45a8ff 10504 #define RCM_BASE_ADDRS { RCM_BASE }
bogdanm 0:9b334a45a8ff 10505 /** Array initializer of RCM peripheral base pointers */
bogdanm 0:9b334a45a8ff 10506 #define RCM_BASE_PTRS { RCM }
bogdanm 0:9b334a45a8ff 10507
bogdanm 0:9b334a45a8ff 10508 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10509 -- RCM - Register accessor macros
bogdanm 0:9b334a45a8ff 10510 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10511
bogdanm 0:9b334a45a8ff 10512 /*!
bogdanm 0:9b334a45a8ff 10513 * @addtogroup RCM_Register_Accessor_Macros RCM - Register accessor macros
bogdanm 0:9b334a45a8ff 10514 * @{
bogdanm 0:9b334a45a8ff 10515 */
bogdanm 0:9b334a45a8ff 10516
bogdanm 0:9b334a45a8ff 10517
bogdanm 0:9b334a45a8ff 10518 /* RCM - Register instance definitions */
bogdanm 0:9b334a45a8ff 10519 /* RCM */
bogdanm 0:9b334a45a8ff 10520 #define RCM_SRS0 RCM_SRS0_REG(RCM)
bogdanm 0:9b334a45a8ff 10521 #define RCM_SRS1 RCM_SRS1_REG(RCM)
bogdanm 0:9b334a45a8ff 10522 #define RCM_RPFC RCM_RPFC_REG(RCM)
bogdanm 0:9b334a45a8ff 10523 #define RCM_RPFW RCM_RPFW_REG(RCM)
bogdanm 0:9b334a45a8ff 10524 #define RCM_MR RCM_MR_REG(RCM)
bogdanm 0:9b334a45a8ff 10525
bogdanm 0:9b334a45a8ff 10526 /*!
bogdanm 0:9b334a45a8ff 10527 * @}
bogdanm 0:9b334a45a8ff 10528 */ /* end of group RCM_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10529
bogdanm 0:9b334a45a8ff 10530
bogdanm 0:9b334a45a8ff 10531 /*!
bogdanm 0:9b334a45a8ff 10532 * @}
bogdanm 0:9b334a45a8ff 10533 */ /* end of group RCM_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 10534
bogdanm 0:9b334a45a8ff 10535
bogdanm 0:9b334a45a8ff 10536 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10537 -- RFSYS Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10538 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10539
bogdanm 0:9b334a45a8ff 10540 /*!
bogdanm 0:9b334a45a8ff 10541 * @addtogroup RFSYS_Peripheral_Access_Layer RFSYS Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10542 * @{
bogdanm 0:9b334a45a8ff 10543 */
bogdanm 0:9b334a45a8ff 10544
bogdanm 0:9b334a45a8ff 10545 /** RFSYS - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 10546 typedef struct {
bogdanm 0:9b334a45a8ff 10547 __IO uint32_t REG[8]; /**< Register file register, array offset: 0x0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 10548 } RFSYS_Type, *RFSYS_MemMapPtr;
bogdanm 0:9b334a45a8ff 10549
bogdanm 0:9b334a45a8ff 10550 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10551 -- RFSYS - Register accessor macros
bogdanm 0:9b334a45a8ff 10552 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10553
bogdanm 0:9b334a45a8ff 10554 /*!
bogdanm 0:9b334a45a8ff 10555 * @addtogroup RFSYS_Register_Accessor_Macros RFSYS - Register accessor macros
bogdanm 0:9b334a45a8ff 10556 * @{
bogdanm 0:9b334a45a8ff 10557 */
bogdanm 0:9b334a45a8ff 10558
bogdanm 0:9b334a45a8ff 10559
bogdanm 0:9b334a45a8ff 10560 /* RFSYS - Register accessors */
bogdanm 0:9b334a45a8ff 10561 #define RFSYS_REG_REG(base,index) ((base)->REG[index])
bogdanm 0:9b334a45a8ff 10562
bogdanm 0:9b334a45a8ff 10563 /*!
bogdanm 0:9b334a45a8ff 10564 * @}
bogdanm 0:9b334a45a8ff 10565 */ /* end of group RFSYS_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10566
bogdanm 0:9b334a45a8ff 10567
bogdanm 0:9b334a45a8ff 10568 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10569 -- RFSYS Register Masks
bogdanm 0:9b334a45a8ff 10570 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10571
bogdanm 0:9b334a45a8ff 10572 /*!
bogdanm 0:9b334a45a8ff 10573 * @addtogroup RFSYS_Register_Masks RFSYS Register Masks
bogdanm 0:9b334a45a8ff 10574 * @{
bogdanm 0:9b334a45a8ff 10575 */
bogdanm 0:9b334a45a8ff 10576
bogdanm 0:9b334a45a8ff 10577 /* REG Bit Fields */
bogdanm 0:9b334a45a8ff 10578 #define RFSYS_REG_LL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 10579 #define RFSYS_REG_LL_SHIFT 0
bogdanm 0:9b334a45a8ff 10580 #define RFSYS_REG_LL(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_LL_SHIFT))&RFSYS_REG_LL_MASK)
bogdanm 0:9b334a45a8ff 10581 #define RFSYS_REG_LH_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 10582 #define RFSYS_REG_LH_SHIFT 8
bogdanm 0:9b334a45a8ff 10583 #define RFSYS_REG_LH(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_LH_SHIFT))&RFSYS_REG_LH_MASK)
bogdanm 0:9b334a45a8ff 10584 #define RFSYS_REG_HL_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 10585 #define RFSYS_REG_HL_SHIFT 16
bogdanm 0:9b334a45a8ff 10586 #define RFSYS_REG_HL(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_HL_SHIFT))&RFSYS_REG_HL_MASK)
bogdanm 0:9b334a45a8ff 10587 #define RFSYS_REG_HH_MASK 0xFF000000u
bogdanm 0:9b334a45a8ff 10588 #define RFSYS_REG_HH_SHIFT 24
bogdanm 0:9b334a45a8ff 10589 #define RFSYS_REG_HH(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_HH_SHIFT))&RFSYS_REG_HH_MASK)
bogdanm 0:9b334a45a8ff 10590
bogdanm 0:9b334a45a8ff 10591 /*!
bogdanm 0:9b334a45a8ff 10592 * @}
bogdanm 0:9b334a45a8ff 10593 */ /* end of group RFSYS_Register_Masks */
bogdanm 0:9b334a45a8ff 10594
bogdanm 0:9b334a45a8ff 10595
bogdanm 0:9b334a45a8ff 10596 /* RFSYS - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 10597 /** Peripheral RFSYS base address */
bogdanm 0:9b334a45a8ff 10598 #define RFSYS_BASE (0x40041000u)
bogdanm 0:9b334a45a8ff 10599 /** Peripheral RFSYS base pointer */
bogdanm 0:9b334a45a8ff 10600 #define RFSYS ((RFSYS_Type *)RFSYS_BASE)
bogdanm 0:9b334a45a8ff 10601 #define RFSYS_BASE_PTR (RFSYS)
bogdanm 0:9b334a45a8ff 10602 /** Array initializer of RFSYS peripheral base addresses */
bogdanm 0:9b334a45a8ff 10603 #define RFSYS_BASE_ADDRS { RFSYS_BASE }
bogdanm 0:9b334a45a8ff 10604 /** Array initializer of RFSYS peripheral base pointers */
bogdanm 0:9b334a45a8ff 10605 #define RFSYS_BASE_PTRS { RFSYS }
bogdanm 0:9b334a45a8ff 10606
bogdanm 0:9b334a45a8ff 10607 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10608 -- RFSYS - Register accessor macros
bogdanm 0:9b334a45a8ff 10609 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10610
bogdanm 0:9b334a45a8ff 10611 /*!
bogdanm 0:9b334a45a8ff 10612 * @addtogroup RFSYS_Register_Accessor_Macros RFSYS - Register accessor macros
bogdanm 0:9b334a45a8ff 10613 * @{
bogdanm 0:9b334a45a8ff 10614 */
bogdanm 0:9b334a45a8ff 10615
bogdanm 0:9b334a45a8ff 10616
bogdanm 0:9b334a45a8ff 10617 /* RFSYS - Register instance definitions */
bogdanm 0:9b334a45a8ff 10618 /* RFSYS */
bogdanm 0:9b334a45a8ff 10619 #define RFSYS_REG0 RFSYS_REG_REG(RFSYS,0)
bogdanm 0:9b334a45a8ff 10620 #define RFSYS_REG1 RFSYS_REG_REG(RFSYS,1)
bogdanm 0:9b334a45a8ff 10621 #define RFSYS_REG2 RFSYS_REG_REG(RFSYS,2)
bogdanm 0:9b334a45a8ff 10622 #define RFSYS_REG3 RFSYS_REG_REG(RFSYS,3)
bogdanm 0:9b334a45a8ff 10623 #define RFSYS_REG4 RFSYS_REG_REG(RFSYS,4)
bogdanm 0:9b334a45a8ff 10624 #define RFSYS_REG5 RFSYS_REG_REG(RFSYS,5)
bogdanm 0:9b334a45a8ff 10625 #define RFSYS_REG6 RFSYS_REG_REG(RFSYS,6)
bogdanm 0:9b334a45a8ff 10626 #define RFSYS_REG7 RFSYS_REG_REG(RFSYS,7)
bogdanm 0:9b334a45a8ff 10627
bogdanm 0:9b334a45a8ff 10628 /* RFSYS - Register array accessors */
bogdanm 0:9b334a45a8ff 10629 #define RFSYS_REG(index) RFSYS_REG_REG(RFSYS,index)
bogdanm 0:9b334a45a8ff 10630
bogdanm 0:9b334a45a8ff 10631 /*!
bogdanm 0:9b334a45a8ff 10632 * @}
bogdanm 0:9b334a45a8ff 10633 */ /* end of group RFSYS_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10634
bogdanm 0:9b334a45a8ff 10635
bogdanm 0:9b334a45a8ff 10636 /*!
bogdanm 0:9b334a45a8ff 10637 * @}
bogdanm 0:9b334a45a8ff 10638 */ /* end of group RFSYS_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 10639
bogdanm 0:9b334a45a8ff 10640
bogdanm 0:9b334a45a8ff 10641 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10642 -- RFVBAT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10643 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10644
bogdanm 0:9b334a45a8ff 10645 /*!
bogdanm 0:9b334a45a8ff 10646 * @addtogroup RFVBAT_Peripheral_Access_Layer RFVBAT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10647 * @{
bogdanm 0:9b334a45a8ff 10648 */
bogdanm 0:9b334a45a8ff 10649
bogdanm 0:9b334a45a8ff 10650 /** RFVBAT - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 10651 typedef struct {
bogdanm 0:9b334a45a8ff 10652 __IO uint32_t REG[8]; /**< VBAT register file register, array offset: 0x0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 10653 } RFVBAT_Type, *RFVBAT_MemMapPtr;
bogdanm 0:9b334a45a8ff 10654
bogdanm 0:9b334a45a8ff 10655 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10656 -- RFVBAT - Register accessor macros
bogdanm 0:9b334a45a8ff 10657 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10658
bogdanm 0:9b334a45a8ff 10659 /*!
bogdanm 0:9b334a45a8ff 10660 * @addtogroup RFVBAT_Register_Accessor_Macros RFVBAT - Register accessor macros
bogdanm 0:9b334a45a8ff 10661 * @{
bogdanm 0:9b334a45a8ff 10662 */
bogdanm 0:9b334a45a8ff 10663
bogdanm 0:9b334a45a8ff 10664
bogdanm 0:9b334a45a8ff 10665 /* RFVBAT - Register accessors */
bogdanm 0:9b334a45a8ff 10666 #define RFVBAT_REG_REG(base,index) ((base)->REG[index])
bogdanm 0:9b334a45a8ff 10667
bogdanm 0:9b334a45a8ff 10668 /*!
bogdanm 0:9b334a45a8ff 10669 * @}
bogdanm 0:9b334a45a8ff 10670 */ /* end of group RFVBAT_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10671
bogdanm 0:9b334a45a8ff 10672
bogdanm 0:9b334a45a8ff 10673 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10674 -- RFVBAT Register Masks
bogdanm 0:9b334a45a8ff 10675 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10676
bogdanm 0:9b334a45a8ff 10677 /*!
bogdanm 0:9b334a45a8ff 10678 * @addtogroup RFVBAT_Register_Masks RFVBAT Register Masks
bogdanm 0:9b334a45a8ff 10679 * @{
bogdanm 0:9b334a45a8ff 10680 */
bogdanm 0:9b334a45a8ff 10681
bogdanm 0:9b334a45a8ff 10682 /* REG Bit Fields */
bogdanm 0:9b334a45a8ff 10683 #define RFVBAT_REG_LL_MASK 0xFFu
bogdanm 0:9b334a45a8ff 10684 #define RFVBAT_REG_LL_SHIFT 0
bogdanm 0:9b334a45a8ff 10685 #define RFVBAT_REG_LL(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_LL_SHIFT))&RFVBAT_REG_LL_MASK)
bogdanm 0:9b334a45a8ff 10686 #define RFVBAT_REG_LH_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 10687 #define RFVBAT_REG_LH_SHIFT 8
bogdanm 0:9b334a45a8ff 10688 #define RFVBAT_REG_LH(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_LH_SHIFT))&RFVBAT_REG_LH_MASK)
bogdanm 0:9b334a45a8ff 10689 #define RFVBAT_REG_HL_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 10690 #define RFVBAT_REG_HL_SHIFT 16
bogdanm 0:9b334a45a8ff 10691 #define RFVBAT_REG_HL(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_HL_SHIFT))&RFVBAT_REG_HL_MASK)
bogdanm 0:9b334a45a8ff 10692 #define RFVBAT_REG_HH_MASK 0xFF000000u
bogdanm 0:9b334a45a8ff 10693 #define RFVBAT_REG_HH_SHIFT 24
bogdanm 0:9b334a45a8ff 10694 #define RFVBAT_REG_HH(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_HH_SHIFT))&RFVBAT_REG_HH_MASK)
bogdanm 0:9b334a45a8ff 10695
bogdanm 0:9b334a45a8ff 10696 /*!
bogdanm 0:9b334a45a8ff 10697 * @}
bogdanm 0:9b334a45a8ff 10698 */ /* end of group RFVBAT_Register_Masks */
bogdanm 0:9b334a45a8ff 10699
bogdanm 0:9b334a45a8ff 10700
bogdanm 0:9b334a45a8ff 10701 /* RFVBAT - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 10702 /** Peripheral RFVBAT base address */
bogdanm 0:9b334a45a8ff 10703 #define RFVBAT_BASE (0x4003E000u)
bogdanm 0:9b334a45a8ff 10704 /** Peripheral RFVBAT base pointer */
bogdanm 0:9b334a45a8ff 10705 #define RFVBAT ((RFVBAT_Type *)RFVBAT_BASE)
bogdanm 0:9b334a45a8ff 10706 #define RFVBAT_BASE_PTR (RFVBAT)
bogdanm 0:9b334a45a8ff 10707 /** Array initializer of RFVBAT peripheral base addresses */
bogdanm 0:9b334a45a8ff 10708 #define RFVBAT_BASE_ADDRS { RFVBAT_BASE }
bogdanm 0:9b334a45a8ff 10709 /** Array initializer of RFVBAT peripheral base pointers */
bogdanm 0:9b334a45a8ff 10710 #define RFVBAT_BASE_PTRS { RFVBAT }
bogdanm 0:9b334a45a8ff 10711
bogdanm 0:9b334a45a8ff 10712 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10713 -- RFVBAT - Register accessor macros
bogdanm 0:9b334a45a8ff 10714 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10715
bogdanm 0:9b334a45a8ff 10716 /*!
bogdanm 0:9b334a45a8ff 10717 * @addtogroup RFVBAT_Register_Accessor_Macros RFVBAT - Register accessor macros
bogdanm 0:9b334a45a8ff 10718 * @{
bogdanm 0:9b334a45a8ff 10719 */
bogdanm 0:9b334a45a8ff 10720
bogdanm 0:9b334a45a8ff 10721
bogdanm 0:9b334a45a8ff 10722 /* RFVBAT - Register instance definitions */
bogdanm 0:9b334a45a8ff 10723 /* RFVBAT */
bogdanm 0:9b334a45a8ff 10724 #define RFVBAT_REG0 RFVBAT_REG_REG(RFVBAT,0)
bogdanm 0:9b334a45a8ff 10725 #define RFVBAT_REG1 RFVBAT_REG_REG(RFVBAT,1)
bogdanm 0:9b334a45a8ff 10726 #define RFVBAT_REG2 RFVBAT_REG_REG(RFVBAT,2)
bogdanm 0:9b334a45a8ff 10727 #define RFVBAT_REG3 RFVBAT_REG_REG(RFVBAT,3)
bogdanm 0:9b334a45a8ff 10728 #define RFVBAT_REG4 RFVBAT_REG_REG(RFVBAT,4)
bogdanm 0:9b334a45a8ff 10729 #define RFVBAT_REG5 RFVBAT_REG_REG(RFVBAT,5)
bogdanm 0:9b334a45a8ff 10730 #define RFVBAT_REG6 RFVBAT_REG_REG(RFVBAT,6)
bogdanm 0:9b334a45a8ff 10731 #define RFVBAT_REG7 RFVBAT_REG_REG(RFVBAT,7)
bogdanm 0:9b334a45a8ff 10732
bogdanm 0:9b334a45a8ff 10733 /* RFVBAT - Register array accessors */
bogdanm 0:9b334a45a8ff 10734 #define RFVBAT_REG(index) RFVBAT_REG_REG(RFVBAT,index)
bogdanm 0:9b334a45a8ff 10735
bogdanm 0:9b334a45a8ff 10736 /*!
bogdanm 0:9b334a45a8ff 10737 * @}
bogdanm 0:9b334a45a8ff 10738 */ /* end of group RFVBAT_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10739
bogdanm 0:9b334a45a8ff 10740
bogdanm 0:9b334a45a8ff 10741 /*!
bogdanm 0:9b334a45a8ff 10742 * @}
bogdanm 0:9b334a45a8ff 10743 */ /* end of group RFVBAT_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 10744
bogdanm 0:9b334a45a8ff 10745
bogdanm 0:9b334a45a8ff 10746 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10747 -- RNG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10748 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10749
bogdanm 0:9b334a45a8ff 10750 /*!
bogdanm 0:9b334a45a8ff 10751 * @addtogroup RNG_Peripheral_Access_Layer RNG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10752 * @{
bogdanm 0:9b334a45a8ff 10753 */
bogdanm 0:9b334a45a8ff 10754
bogdanm 0:9b334a45a8ff 10755 /** RNG - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 10756 typedef struct {
bogdanm 0:9b334a45a8ff 10757 __IO uint32_t CR; /**< RNGA Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 10758 __I uint32_t SR; /**< RNGA Status Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 10759 __O uint32_t ER; /**< RNGA Entropy Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 10760 __I uint32_t OR; /**< RNGA Output Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 10761 } RNG_Type, *RNG_MemMapPtr;
bogdanm 0:9b334a45a8ff 10762
bogdanm 0:9b334a45a8ff 10763 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10764 -- RNG - Register accessor macros
bogdanm 0:9b334a45a8ff 10765 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10766
bogdanm 0:9b334a45a8ff 10767 /*!
bogdanm 0:9b334a45a8ff 10768 * @addtogroup RNG_Register_Accessor_Macros RNG - Register accessor macros
bogdanm 0:9b334a45a8ff 10769 * @{
bogdanm 0:9b334a45a8ff 10770 */
bogdanm 0:9b334a45a8ff 10771
bogdanm 0:9b334a45a8ff 10772
bogdanm 0:9b334a45a8ff 10773 /* RNG - Register accessors */
bogdanm 0:9b334a45a8ff 10774 #define RNG_CR_REG(base) ((base)->CR)
bogdanm 0:9b334a45a8ff 10775 #define RNG_SR_REG(base) ((base)->SR)
bogdanm 0:9b334a45a8ff 10776 #define RNG_ER_REG(base) ((base)->ER)
bogdanm 0:9b334a45a8ff 10777 #define RNG_OR_REG(base) ((base)->OR)
bogdanm 0:9b334a45a8ff 10778
bogdanm 0:9b334a45a8ff 10779 /*!
bogdanm 0:9b334a45a8ff 10780 * @}
bogdanm 0:9b334a45a8ff 10781 */ /* end of group RNG_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10782
bogdanm 0:9b334a45a8ff 10783
bogdanm 0:9b334a45a8ff 10784 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10785 -- RNG Register Masks
bogdanm 0:9b334a45a8ff 10786 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10787
bogdanm 0:9b334a45a8ff 10788 /*!
bogdanm 0:9b334a45a8ff 10789 * @addtogroup RNG_Register_Masks RNG Register Masks
bogdanm 0:9b334a45a8ff 10790 * @{
bogdanm 0:9b334a45a8ff 10791 */
bogdanm 0:9b334a45a8ff 10792
bogdanm 0:9b334a45a8ff 10793 /* CR Bit Fields */
bogdanm 0:9b334a45a8ff 10794 #define RNG_CR_GO_MASK 0x1u
bogdanm 0:9b334a45a8ff 10795 #define RNG_CR_GO_SHIFT 0
bogdanm 0:9b334a45a8ff 10796 #define RNG_CR_HA_MASK 0x2u
bogdanm 0:9b334a45a8ff 10797 #define RNG_CR_HA_SHIFT 1
bogdanm 0:9b334a45a8ff 10798 #define RNG_CR_INTM_MASK 0x4u
bogdanm 0:9b334a45a8ff 10799 #define RNG_CR_INTM_SHIFT 2
bogdanm 0:9b334a45a8ff 10800 #define RNG_CR_CLRI_MASK 0x8u
bogdanm 0:9b334a45a8ff 10801 #define RNG_CR_CLRI_SHIFT 3
bogdanm 0:9b334a45a8ff 10802 #define RNG_CR_SLP_MASK 0x10u
bogdanm 0:9b334a45a8ff 10803 #define RNG_CR_SLP_SHIFT 4
bogdanm 0:9b334a45a8ff 10804 /* SR Bit Fields */
bogdanm 0:9b334a45a8ff 10805 #define RNG_SR_SECV_MASK 0x1u
bogdanm 0:9b334a45a8ff 10806 #define RNG_SR_SECV_SHIFT 0
bogdanm 0:9b334a45a8ff 10807 #define RNG_SR_LRS_MASK 0x2u
bogdanm 0:9b334a45a8ff 10808 #define RNG_SR_LRS_SHIFT 1
bogdanm 0:9b334a45a8ff 10809 #define RNG_SR_ORU_MASK 0x4u
bogdanm 0:9b334a45a8ff 10810 #define RNG_SR_ORU_SHIFT 2
bogdanm 0:9b334a45a8ff 10811 #define RNG_SR_ERRI_MASK 0x8u
bogdanm 0:9b334a45a8ff 10812 #define RNG_SR_ERRI_SHIFT 3
bogdanm 0:9b334a45a8ff 10813 #define RNG_SR_SLP_MASK 0x10u
bogdanm 0:9b334a45a8ff 10814 #define RNG_SR_SLP_SHIFT 4
bogdanm 0:9b334a45a8ff 10815 #define RNG_SR_OREG_LVL_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 10816 #define RNG_SR_OREG_LVL_SHIFT 8
bogdanm 0:9b334a45a8ff 10817 #define RNG_SR_OREG_LVL(x) (((uint32_t)(((uint32_t)(x))<<RNG_SR_OREG_LVL_SHIFT))&RNG_SR_OREG_LVL_MASK)
bogdanm 0:9b334a45a8ff 10818 #define RNG_SR_OREG_SIZE_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 10819 #define RNG_SR_OREG_SIZE_SHIFT 16
bogdanm 0:9b334a45a8ff 10820 #define RNG_SR_OREG_SIZE(x) (((uint32_t)(((uint32_t)(x))<<RNG_SR_OREG_SIZE_SHIFT))&RNG_SR_OREG_SIZE_MASK)
bogdanm 0:9b334a45a8ff 10821 /* ER Bit Fields */
bogdanm 0:9b334a45a8ff 10822 #define RNG_ER_EXT_ENT_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 10823 #define RNG_ER_EXT_ENT_SHIFT 0
bogdanm 0:9b334a45a8ff 10824 #define RNG_ER_EXT_ENT(x) (((uint32_t)(((uint32_t)(x))<<RNG_ER_EXT_ENT_SHIFT))&RNG_ER_EXT_ENT_MASK)
bogdanm 0:9b334a45a8ff 10825 /* OR Bit Fields */
bogdanm 0:9b334a45a8ff 10826 #define RNG_OR_RANDOUT_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 10827 #define RNG_OR_RANDOUT_SHIFT 0
bogdanm 0:9b334a45a8ff 10828 #define RNG_OR_RANDOUT(x) (((uint32_t)(((uint32_t)(x))<<RNG_OR_RANDOUT_SHIFT))&RNG_OR_RANDOUT_MASK)
bogdanm 0:9b334a45a8ff 10829
bogdanm 0:9b334a45a8ff 10830 /*!
bogdanm 0:9b334a45a8ff 10831 * @}
bogdanm 0:9b334a45a8ff 10832 */ /* end of group RNG_Register_Masks */
bogdanm 0:9b334a45a8ff 10833
bogdanm 0:9b334a45a8ff 10834
bogdanm 0:9b334a45a8ff 10835 /* RNG - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 10836 /** Peripheral RNG base address */
bogdanm 0:9b334a45a8ff 10837 #define RNG_BASE (0x40029000u)
bogdanm 0:9b334a45a8ff 10838 /** Peripheral RNG base pointer */
bogdanm 0:9b334a45a8ff 10839 #define RNG ((RNG_Type *)RNG_BASE)
bogdanm 0:9b334a45a8ff 10840 #define RNG_BASE_PTR (RNG)
bogdanm 0:9b334a45a8ff 10841 /** Array initializer of RNG peripheral base addresses */
bogdanm 0:9b334a45a8ff 10842 #define RNG_BASE_ADDRS { RNG_BASE }
bogdanm 0:9b334a45a8ff 10843 /** Array initializer of RNG peripheral base pointers */
bogdanm 0:9b334a45a8ff 10844 #define RNG_BASE_PTRS { RNG }
bogdanm 0:9b334a45a8ff 10845 /** Interrupt vectors for the RNG peripheral type */
bogdanm 0:9b334a45a8ff 10846 #define RNG_IRQS { RNG_IRQn }
bogdanm 0:9b334a45a8ff 10847
bogdanm 0:9b334a45a8ff 10848 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10849 -- RNG - Register accessor macros
bogdanm 0:9b334a45a8ff 10850 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10851
bogdanm 0:9b334a45a8ff 10852 /*!
bogdanm 0:9b334a45a8ff 10853 * @addtogroup RNG_Register_Accessor_Macros RNG - Register accessor macros
bogdanm 0:9b334a45a8ff 10854 * @{
bogdanm 0:9b334a45a8ff 10855 */
bogdanm 0:9b334a45a8ff 10856
bogdanm 0:9b334a45a8ff 10857
bogdanm 0:9b334a45a8ff 10858 /* RNG - Register instance definitions */
bogdanm 0:9b334a45a8ff 10859 /* RNG */
bogdanm 0:9b334a45a8ff 10860 #define RNG_CR RNG_CR_REG(RNG)
bogdanm 0:9b334a45a8ff 10861 #define RNG_SR RNG_SR_REG(RNG)
bogdanm 0:9b334a45a8ff 10862 #define RNG_ER RNG_ER_REG(RNG)
bogdanm 0:9b334a45a8ff 10863 #define RNG_OR RNG_OR_REG(RNG)
bogdanm 0:9b334a45a8ff 10864
bogdanm 0:9b334a45a8ff 10865 /*!
bogdanm 0:9b334a45a8ff 10866 * @}
bogdanm 0:9b334a45a8ff 10867 */ /* end of group RNG_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10868
bogdanm 0:9b334a45a8ff 10869
bogdanm 0:9b334a45a8ff 10870 /*!
bogdanm 0:9b334a45a8ff 10871 * @}
bogdanm 0:9b334a45a8ff 10872 */ /* end of group RNG_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 10873
bogdanm 0:9b334a45a8ff 10874
bogdanm 0:9b334a45a8ff 10875 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10876 -- RTC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10877 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10878
bogdanm 0:9b334a45a8ff 10879 /*!
bogdanm 0:9b334a45a8ff 10880 * @addtogroup RTC_Peripheral_Access_Layer RTC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 10881 * @{
bogdanm 0:9b334a45a8ff 10882 */
bogdanm 0:9b334a45a8ff 10883
bogdanm 0:9b334a45a8ff 10884 /** RTC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 10885 typedef struct {
bogdanm 0:9b334a45a8ff 10886 __IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 10887 __IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 10888 __IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 10889 __IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 10890 __IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 10891 __IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 10892 __IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 10893 __IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
bogdanm 0:9b334a45a8ff 10894 uint8_t RESERVED_0[2016];
bogdanm 0:9b334a45a8ff 10895 __IO uint32_t WAR; /**< RTC Write Access Register, offset: 0x800 */
bogdanm 0:9b334a45a8ff 10896 __IO uint32_t RAR; /**< RTC Read Access Register, offset: 0x804 */
bogdanm 0:9b334a45a8ff 10897 } RTC_Type, *RTC_MemMapPtr;
bogdanm 0:9b334a45a8ff 10898
bogdanm 0:9b334a45a8ff 10899 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10900 -- RTC - Register accessor macros
bogdanm 0:9b334a45a8ff 10901 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10902
bogdanm 0:9b334a45a8ff 10903 /*!
bogdanm 0:9b334a45a8ff 10904 * @addtogroup RTC_Register_Accessor_Macros RTC - Register accessor macros
bogdanm 0:9b334a45a8ff 10905 * @{
bogdanm 0:9b334a45a8ff 10906 */
bogdanm 0:9b334a45a8ff 10907
bogdanm 0:9b334a45a8ff 10908
bogdanm 0:9b334a45a8ff 10909 /* RTC - Register accessors */
bogdanm 0:9b334a45a8ff 10910 #define RTC_TSR_REG(base) ((base)->TSR)
bogdanm 0:9b334a45a8ff 10911 #define RTC_TPR_REG(base) ((base)->TPR)
bogdanm 0:9b334a45a8ff 10912 #define RTC_TAR_REG(base) ((base)->TAR)
bogdanm 0:9b334a45a8ff 10913 #define RTC_TCR_REG(base) ((base)->TCR)
bogdanm 0:9b334a45a8ff 10914 #define RTC_CR_REG(base) ((base)->CR)
bogdanm 0:9b334a45a8ff 10915 #define RTC_SR_REG(base) ((base)->SR)
bogdanm 0:9b334a45a8ff 10916 #define RTC_LR_REG(base) ((base)->LR)
bogdanm 0:9b334a45a8ff 10917 #define RTC_IER_REG(base) ((base)->IER)
bogdanm 0:9b334a45a8ff 10918 #define RTC_WAR_REG(base) ((base)->WAR)
bogdanm 0:9b334a45a8ff 10919 #define RTC_RAR_REG(base) ((base)->RAR)
bogdanm 0:9b334a45a8ff 10920
bogdanm 0:9b334a45a8ff 10921 /*!
bogdanm 0:9b334a45a8ff 10922 * @}
bogdanm 0:9b334a45a8ff 10923 */ /* end of group RTC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 10924
bogdanm 0:9b334a45a8ff 10925
bogdanm 0:9b334a45a8ff 10926 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 10927 -- RTC Register Masks
bogdanm 0:9b334a45a8ff 10928 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 10929
bogdanm 0:9b334a45a8ff 10930 /*!
bogdanm 0:9b334a45a8ff 10931 * @addtogroup RTC_Register_Masks RTC Register Masks
bogdanm 0:9b334a45a8ff 10932 * @{
bogdanm 0:9b334a45a8ff 10933 */
bogdanm 0:9b334a45a8ff 10934
bogdanm 0:9b334a45a8ff 10935 /* TSR Bit Fields */
bogdanm 0:9b334a45a8ff 10936 #define RTC_TSR_TSR_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 10937 #define RTC_TSR_TSR_SHIFT 0
bogdanm 0:9b334a45a8ff 10938 #define RTC_TSR_TSR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TSR_TSR_SHIFT))&RTC_TSR_TSR_MASK)
bogdanm 0:9b334a45a8ff 10939 /* TPR Bit Fields */
bogdanm 0:9b334a45a8ff 10940 #define RTC_TPR_TPR_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 10941 #define RTC_TPR_TPR_SHIFT 0
bogdanm 0:9b334a45a8ff 10942 #define RTC_TPR_TPR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TPR_TPR_SHIFT))&RTC_TPR_TPR_MASK)
bogdanm 0:9b334a45a8ff 10943 /* TAR Bit Fields */
bogdanm 0:9b334a45a8ff 10944 #define RTC_TAR_TAR_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 10945 #define RTC_TAR_TAR_SHIFT 0
bogdanm 0:9b334a45a8ff 10946 #define RTC_TAR_TAR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TAR_TAR_SHIFT))&RTC_TAR_TAR_MASK)
bogdanm 0:9b334a45a8ff 10947 /* TCR Bit Fields */
bogdanm 0:9b334a45a8ff 10948 #define RTC_TCR_TCR_MASK 0xFFu
bogdanm 0:9b334a45a8ff 10949 #define RTC_TCR_TCR_SHIFT 0
bogdanm 0:9b334a45a8ff 10950 #define RTC_TCR_TCR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCR_SHIFT))&RTC_TCR_TCR_MASK)
bogdanm 0:9b334a45a8ff 10951 #define RTC_TCR_CIR_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 10952 #define RTC_TCR_CIR_SHIFT 8
bogdanm 0:9b334a45a8ff 10953 #define RTC_TCR_CIR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIR_SHIFT))&RTC_TCR_CIR_MASK)
bogdanm 0:9b334a45a8ff 10954 #define RTC_TCR_TCV_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 10955 #define RTC_TCR_TCV_SHIFT 16
bogdanm 0:9b334a45a8ff 10956 #define RTC_TCR_TCV(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCV_SHIFT))&RTC_TCR_TCV_MASK)
bogdanm 0:9b334a45a8ff 10957 #define RTC_TCR_CIC_MASK 0xFF000000u
bogdanm 0:9b334a45a8ff 10958 #define RTC_TCR_CIC_SHIFT 24
bogdanm 0:9b334a45a8ff 10959 #define RTC_TCR_CIC(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIC_SHIFT))&RTC_TCR_CIC_MASK)
bogdanm 0:9b334a45a8ff 10960 /* CR Bit Fields */
bogdanm 0:9b334a45a8ff 10961 #define RTC_CR_SWR_MASK 0x1u
bogdanm 0:9b334a45a8ff 10962 #define RTC_CR_SWR_SHIFT 0
bogdanm 0:9b334a45a8ff 10963 #define RTC_CR_WPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 10964 #define RTC_CR_WPE_SHIFT 1
bogdanm 0:9b334a45a8ff 10965 #define RTC_CR_SUP_MASK 0x4u
bogdanm 0:9b334a45a8ff 10966 #define RTC_CR_SUP_SHIFT 2
bogdanm 0:9b334a45a8ff 10967 #define RTC_CR_UM_MASK 0x8u
bogdanm 0:9b334a45a8ff 10968 #define RTC_CR_UM_SHIFT 3
bogdanm 0:9b334a45a8ff 10969 #define RTC_CR_WPS_MASK 0x10u
bogdanm 0:9b334a45a8ff 10970 #define RTC_CR_WPS_SHIFT 4
bogdanm 0:9b334a45a8ff 10971 #define RTC_CR_OSCE_MASK 0x100u
bogdanm 0:9b334a45a8ff 10972 #define RTC_CR_OSCE_SHIFT 8
bogdanm 0:9b334a45a8ff 10973 #define RTC_CR_CLKO_MASK 0x200u
bogdanm 0:9b334a45a8ff 10974 #define RTC_CR_CLKO_SHIFT 9
bogdanm 0:9b334a45a8ff 10975 #define RTC_CR_SC16P_MASK 0x400u
bogdanm 0:9b334a45a8ff 10976 #define RTC_CR_SC16P_SHIFT 10
bogdanm 0:9b334a45a8ff 10977 #define RTC_CR_SC8P_MASK 0x800u
bogdanm 0:9b334a45a8ff 10978 #define RTC_CR_SC8P_SHIFT 11
bogdanm 0:9b334a45a8ff 10979 #define RTC_CR_SC4P_MASK 0x1000u
bogdanm 0:9b334a45a8ff 10980 #define RTC_CR_SC4P_SHIFT 12
bogdanm 0:9b334a45a8ff 10981 #define RTC_CR_SC2P_MASK 0x2000u
bogdanm 0:9b334a45a8ff 10982 #define RTC_CR_SC2P_SHIFT 13
bogdanm 0:9b334a45a8ff 10983 /* SR Bit Fields */
bogdanm 0:9b334a45a8ff 10984 #define RTC_SR_TIF_MASK 0x1u
bogdanm 0:9b334a45a8ff 10985 #define RTC_SR_TIF_SHIFT 0
bogdanm 0:9b334a45a8ff 10986 #define RTC_SR_TOF_MASK 0x2u
bogdanm 0:9b334a45a8ff 10987 #define RTC_SR_TOF_SHIFT 1
bogdanm 0:9b334a45a8ff 10988 #define RTC_SR_TAF_MASK 0x4u
bogdanm 0:9b334a45a8ff 10989 #define RTC_SR_TAF_SHIFT 2
bogdanm 0:9b334a45a8ff 10990 #define RTC_SR_TCE_MASK 0x10u
bogdanm 0:9b334a45a8ff 10991 #define RTC_SR_TCE_SHIFT 4
bogdanm 0:9b334a45a8ff 10992 /* LR Bit Fields */
bogdanm 0:9b334a45a8ff 10993 #define RTC_LR_TCL_MASK 0x8u
bogdanm 0:9b334a45a8ff 10994 #define RTC_LR_TCL_SHIFT 3
bogdanm 0:9b334a45a8ff 10995 #define RTC_LR_CRL_MASK 0x10u
bogdanm 0:9b334a45a8ff 10996 #define RTC_LR_CRL_SHIFT 4
bogdanm 0:9b334a45a8ff 10997 #define RTC_LR_SRL_MASK 0x20u
bogdanm 0:9b334a45a8ff 10998 #define RTC_LR_SRL_SHIFT 5
bogdanm 0:9b334a45a8ff 10999 #define RTC_LR_LRL_MASK 0x40u
bogdanm 0:9b334a45a8ff 11000 #define RTC_LR_LRL_SHIFT 6
bogdanm 0:9b334a45a8ff 11001 /* IER Bit Fields */
bogdanm 0:9b334a45a8ff 11002 #define RTC_IER_TIIE_MASK 0x1u
bogdanm 0:9b334a45a8ff 11003 #define RTC_IER_TIIE_SHIFT 0
bogdanm 0:9b334a45a8ff 11004 #define RTC_IER_TOIE_MASK 0x2u
bogdanm 0:9b334a45a8ff 11005 #define RTC_IER_TOIE_SHIFT 1
bogdanm 0:9b334a45a8ff 11006 #define RTC_IER_TAIE_MASK 0x4u
bogdanm 0:9b334a45a8ff 11007 #define RTC_IER_TAIE_SHIFT 2
bogdanm 0:9b334a45a8ff 11008 #define RTC_IER_TSIE_MASK 0x10u
bogdanm 0:9b334a45a8ff 11009 #define RTC_IER_TSIE_SHIFT 4
bogdanm 0:9b334a45a8ff 11010 #define RTC_IER_WPON_MASK 0x80u
bogdanm 0:9b334a45a8ff 11011 #define RTC_IER_WPON_SHIFT 7
bogdanm 0:9b334a45a8ff 11012 /* WAR Bit Fields */
bogdanm 0:9b334a45a8ff 11013 #define RTC_WAR_TSRW_MASK 0x1u
bogdanm 0:9b334a45a8ff 11014 #define RTC_WAR_TSRW_SHIFT 0
bogdanm 0:9b334a45a8ff 11015 #define RTC_WAR_TPRW_MASK 0x2u
bogdanm 0:9b334a45a8ff 11016 #define RTC_WAR_TPRW_SHIFT 1
bogdanm 0:9b334a45a8ff 11017 #define RTC_WAR_TARW_MASK 0x4u
bogdanm 0:9b334a45a8ff 11018 #define RTC_WAR_TARW_SHIFT 2
bogdanm 0:9b334a45a8ff 11019 #define RTC_WAR_TCRW_MASK 0x8u
bogdanm 0:9b334a45a8ff 11020 #define RTC_WAR_TCRW_SHIFT 3
bogdanm 0:9b334a45a8ff 11021 #define RTC_WAR_CRW_MASK 0x10u
bogdanm 0:9b334a45a8ff 11022 #define RTC_WAR_CRW_SHIFT 4
bogdanm 0:9b334a45a8ff 11023 #define RTC_WAR_SRW_MASK 0x20u
bogdanm 0:9b334a45a8ff 11024 #define RTC_WAR_SRW_SHIFT 5
bogdanm 0:9b334a45a8ff 11025 #define RTC_WAR_LRW_MASK 0x40u
bogdanm 0:9b334a45a8ff 11026 #define RTC_WAR_LRW_SHIFT 6
bogdanm 0:9b334a45a8ff 11027 #define RTC_WAR_IERW_MASK 0x80u
bogdanm 0:9b334a45a8ff 11028 #define RTC_WAR_IERW_SHIFT 7
bogdanm 0:9b334a45a8ff 11029 /* RAR Bit Fields */
bogdanm 0:9b334a45a8ff 11030 #define RTC_RAR_TSRR_MASK 0x1u
bogdanm 0:9b334a45a8ff 11031 #define RTC_RAR_TSRR_SHIFT 0
bogdanm 0:9b334a45a8ff 11032 #define RTC_RAR_TPRR_MASK 0x2u
bogdanm 0:9b334a45a8ff 11033 #define RTC_RAR_TPRR_SHIFT 1
bogdanm 0:9b334a45a8ff 11034 #define RTC_RAR_TARR_MASK 0x4u
bogdanm 0:9b334a45a8ff 11035 #define RTC_RAR_TARR_SHIFT 2
bogdanm 0:9b334a45a8ff 11036 #define RTC_RAR_TCRR_MASK 0x8u
bogdanm 0:9b334a45a8ff 11037 #define RTC_RAR_TCRR_SHIFT 3
bogdanm 0:9b334a45a8ff 11038 #define RTC_RAR_CRR_MASK 0x10u
bogdanm 0:9b334a45a8ff 11039 #define RTC_RAR_CRR_SHIFT 4
bogdanm 0:9b334a45a8ff 11040 #define RTC_RAR_SRR_MASK 0x20u
bogdanm 0:9b334a45a8ff 11041 #define RTC_RAR_SRR_SHIFT 5
bogdanm 0:9b334a45a8ff 11042 #define RTC_RAR_LRR_MASK 0x40u
bogdanm 0:9b334a45a8ff 11043 #define RTC_RAR_LRR_SHIFT 6
bogdanm 0:9b334a45a8ff 11044 #define RTC_RAR_IERR_MASK 0x80u
bogdanm 0:9b334a45a8ff 11045 #define RTC_RAR_IERR_SHIFT 7
bogdanm 0:9b334a45a8ff 11046
bogdanm 0:9b334a45a8ff 11047 /*!
bogdanm 0:9b334a45a8ff 11048 * @}
bogdanm 0:9b334a45a8ff 11049 */ /* end of group RTC_Register_Masks */
bogdanm 0:9b334a45a8ff 11050
bogdanm 0:9b334a45a8ff 11051
bogdanm 0:9b334a45a8ff 11052 /* RTC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 11053 /** Peripheral RTC base address */
bogdanm 0:9b334a45a8ff 11054 #define RTC_BASE (0x4003D000u)
bogdanm 0:9b334a45a8ff 11055 /** Peripheral RTC base pointer */
bogdanm 0:9b334a45a8ff 11056 #define RTC ((RTC_Type *)RTC_BASE)
bogdanm 0:9b334a45a8ff 11057 #define RTC_BASE_PTR (RTC)
bogdanm 0:9b334a45a8ff 11058 /** Array initializer of RTC peripheral base addresses */
bogdanm 0:9b334a45a8ff 11059 #define RTC_BASE_ADDRS { RTC_BASE }
bogdanm 0:9b334a45a8ff 11060 /** Array initializer of RTC peripheral base pointers */
bogdanm 0:9b334a45a8ff 11061 #define RTC_BASE_PTRS { RTC }
bogdanm 0:9b334a45a8ff 11062 /** Interrupt vectors for the RTC peripheral type */
bogdanm 0:9b334a45a8ff 11063 #define RTC_IRQS { RTC_IRQn }
bogdanm 0:9b334a45a8ff 11064 #define RTC_SECONDS_IRQS { RTC_Seconds_IRQn }
bogdanm 0:9b334a45a8ff 11065
bogdanm 0:9b334a45a8ff 11066 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 11067 -- RTC - Register accessor macros
bogdanm 0:9b334a45a8ff 11068 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 11069
bogdanm 0:9b334a45a8ff 11070 /*!
bogdanm 0:9b334a45a8ff 11071 * @addtogroup RTC_Register_Accessor_Macros RTC - Register accessor macros
bogdanm 0:9b334a45a8ff 11072 * @{
bogdanm 0:9b334a45a8ff 11073 */
bogdanm 0:9b334a45a8ff 11074
bogdanm 0:9b334a45a8ff 11075
bogdanm 0:9b334a45a8ff 11076 /* RTC - Register instance definitions */
bogdanm 0:9b334a45a8ff 11077 /* RTC */
bogdanm 0:9b334a45a8ff 11078 #define RTC_TSR RTC_TSR_REG(RTC)
bogdanm 0:9b334a45a8ff 11079 #define RTC_TPR RTC_TPR_REG(RTC)
bogdanm 0:9b334a45a8ff 11080 #define RTC_TAR RTC_TAR_REG(RTC)
bogdanm 0:9b334a45a8ff 11081 #define RTC_TCR RTC_TCR_REG(RTC)
bogdanm 0:9b334a45a8ff 11082 #define RTC_CR RTC_CR_REG(RTC)
bogdanm 0:9b334a45a8ff 11083 #define RTC_SR RTC_SR_REG(RTC)
bogdanm 0:9b334a45a8ff 11084 #define RTC_LR RTC_LR_REG(RTC)
bogdanm 0:9b334a45a8ff 11085 #define RTC_IER RTC_IER_REG(RTC)
bogdanm 0:9b334a45a8ff 11086 #define RTC_WAR RTC_WAR_REG(RTC)
bogdanm 0:9b334a45a8ff 11087 #define RTC_RAR RTC_RAR_REG(RTC)
bogdanm 0:9b334a45a8ff 11088
bogdanm 0:9b334a45a8ff 11089 /*!
bogdanm 0:9b334a45a8ff 11090 * @}
bogdanm 0:9b334a45a8ff 11091 */ /* end of group RTC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 11092
bogdanm 0:9b334a45a8ff 11093
bogdanm 0:9b334a45a8ff 11094 /*!
bogdanm 0:9b334a45a8ff 11095 * @}
bogdanm 0:9b334a45a8ff 11096 */ /* end of group RTC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 11097
bogdanm 0:9b334a45a8ff 11098
bogdanm 0:9b334a45a8ff 11099 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 11100 -- SDHC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 11101 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 11102
bogdanm 0:9b334a45a8ff 11103 /*!
bogdanm 0:9b334a45a8ff 11104 * @addtogroup SDHC_Peripheral_Access_Layer SDHC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 11105 * @{
bogdanm 0:9b334a45a8ff 11106 */
bogdanm 0:9b334a45a8ff 11107
bogdanm 0:9b334a45a8ff 11108 /** SDHC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 11109 typedef struct {
bogdanm 0:9b334a45a8ff 11110 __IO uint32_t DSADDR; /**< DMA System Address register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 11111 __IO uint32_t BLKATTR; /**< Block Attributes register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 11112 __IO uint32_t CMDARG; /**< Command Argument register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 11113 __IO uint32_t XFERTYP; /**< Transfer Type register, offset: 0xC */
bogdanm 0:9b334a45a8ff 11114 __I uint32_t CMDRSP[4]; /**< Command Response 0..Command Response 3, array offset: 0x10, array step: 0x4 */
bogdanm 0:9b334a45a8ff 11115 __IO uint32_t DATPORT; /**< Buffer Data Port register, offset: 0x20 */
bogdanm 0:9b334a45a8ff 11116 __I uint32_t PRSSTAT; /**< Present State register, offset: 0x24 */
bogdanm 0:9b334a45a8ff 11117 __IO uint32_t PROCTL; /**< Protocol Control register, offset: 0x28 */
bogdanm 0:9b334a45a8ff 11118 __IO uint32_t SYSCTL; /**< System Control register, offset: 0x2C */
bogdanm 0:9b334a45a8ff 11119 __IO uint32_t IRQSTAT; /**< Interrupt Status register, offset: 0x30 */
bogdanm 0:9b334a45a8ff 11120 __IO uint32_t IRQSTATEN; /**< Interrupt Status Enable register, offset: 0x34 */
bogdanm 0:9b334a45a8ff 11121 __IO uint32_t IRQSIGEN; /**< Interrupt Signal Enable register, offset: 0x38 */
bogdanm 0:9b334a45a8ff 11122 __I uint32_t AC12ERR; /**< Auto CMD12 Error Status Register, offset: 0x3C */
bogdanm 0:9b334a45a8ff 11123 __I uint32_t HTCAPBLT; /**< Host Controller Capabilities, offset: 0x40 */
bogdanm 0:9b334a45a8ff 11124 __IO uint32_t WML; /**< Watermark Level Register, offset: 0x44 */
bogdanm 0:9b334a45a8ff 11125 uint8_t RESERVED_0[8];
bogdanm 0:9b334a45a8ff 11126 __O uint32_t FEVT; /**< Force Event register, offset: 0x50 */
bogdanm 0:9b334a45a8ff 11127 __I uint32_t ADMAES; /**< ADMA Error Status register, offset: 0x54 */
bogdanm 0:9b334a45a8ff 11128 __IO uint32_t ADSADDR; /**< ADMA System Addressregister, offset: 0x58 */
bogdanm 0:9b334a45a8ff 11129 uint8_t RESERVED_1[100];
bogdanm 0:9b334a45a8ff 11130 __IO uint32_t VENDOR; /**< Vendor Specific register, offset: 0xC0 */
bogdanm 0:9b334a45a8ff 11131 __IO uint32_t MMCBOOT; /**< MMC Boot register, offset: 0xC4 */
bogdanm 0:9b334a45a8ff 11132 uint8_t RESERVED_2[52];
bogdanm 0:9b334a45a8ff 11133 __I uint32_t HOSTVER; /**< Host Controller Version, offset: 0xFC */
bogdanm 0:9b334a45a8ff 11134 } SDHC_Type, *SDHC_MemMapPtr;
bogdanm 0:9b334a45a8ff 11135
bogdanm 0:9b334a45a8ff 11136 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 11137 -- SDHC - Register accessor macros
bogdanm 0:9b334a45a8ff 11138 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 11139
bogdanm 0:9b334a45a8ff 11140 /*!
bogdanm 0:9b334a45a8ff 11141 * @addtogroup SDHC_Register_Accessor_Macros SDHC - Register accessor macros
bogdanm 0:9b334a45a8ff 11142 * @{
bogdanm 0:9b334a45a8ff 11143 */
bogdanm 0:9b334a45a8ff 11144
bogdanm 0:9b334a45a8ff 11145
bogdanm 0:9b334a45a8ff 11146 /* SDHC - Register accessors */
bogdanm 0:9b334a45a8ff 11147 #define SDHC_DSADDR_REG(base) ((base)->DSADDR)
bogdanm 0:9b334a45a8ff 11148 #define SDHC_BLKATTR_REG(base) ((base)->BLKATTR)
bogdanm 0:9b334a45a8ff 11149 #define SDHC_CMDARG_REG(base) ((base)->CMDARG)
bogdanm 0:9b334a45a8ff 11150 #define SDHC_XFERTYP_REG(base) ((base)->XFERTYP)
bogdanm 0:9b334a45a8ff 11151 #define SDHC_CMDRSP_REG(base,index) ((base)->CMDRSP[index])
bogdanm 0:9b334a45a8ff 11152 #define SDHC_DATPORT_REG(base) ((base)->DATPORT)
bogdanm 0:9b334a45a8ff 11153 #define SDHC_PRSSTAT_REG(base) ((base)->PRSSTAT)
bogdanm 0:9b334a45a8ff 11154 #define SDHC_PROCTL_REG(base) ((base)->PROCTL)
bogdanm 0:9b334a45a8ff 11155 #define SDHC_SYSCTL_REG(base) ((base)->SYSCTL)
bogdanm 0:9b334a45a8ff 11156 #define SDHC_IRQSTAT_REG(base) ((base)->IRQSTAT)
bogdanm 0:9b334a45a8ff 11157 #define SDHC_IRQSTATEN_REG(base) ((base)->IRQSTATEN)
bogdanm 0:9b334a45a8ff 11158 #define SDHC_IRQSIGEN_REG(base) ((base)->IRQSIGEN)
bogdanm 0:9b334a45a8ff 11159 #define SDHC_AC12ERR_REG(base) ((base)->AC12ERR)
bogdanm 0:9b334a45a8ff 11160 #define SDHC_HTCAPBLT_REG(base) ((base)->HTCAPBLT)
bogdanm 0:9b334a45a8ff 11161 #define SDHC_WML_REG(base) ((base)->WML)
bogdanm 0:9b334a45a8ff 11162 #define SDHC_FEVT_REG(base) ((base)->FEVT)
bogdanm 0:9b334a45a8ff 11163 #define SDHC_ADMAES_REG(base) ((base)->ADMAES)
bogdanm 0:9b334a45a8ff 11164 #define SDHC_ADSADDR_REG(base) ((base)->ADSADDR)
bogdanm 0:9b334a45a8ff 11165 #define SDHC_VENDOR_REG(base) ((base)->VENDOR)
bogdanm 0:9b334a45a8ff 11166 #define SDHC_MMCBOOT_REG(base) ((base)->MMCBOOT)
bogdanm 0:9b334a45a8ff 11167 #define SDHC_HOSTVER_REG(base) ((base)->HOSTVER)
bogdanm 0:9b334a45a8ff 11168
bogdanm 0:9b334a45a8ff 11169 /*!
bogdanm 0:9b334a45a8ff 11170 * @}
bogdanm 0:9b334a45a8ff 11171 */ /* end of group SDHC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 11172
bogdanm 0:9b334a45a8ff 11173
bogdanm 0:9b334a45a8ff 11174 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 11175 -- SDHC Register Masks
bogdanm 0:9b334a45a8ff 11176 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 11177
bogdanm 0:9b334a45a8ff 11178 /*!
bogdanm 0:9b334a45a8ff 11179 * @addtogroup SDHC_Register_Masks SDHC Register Masks
bogdanm 0:9b334a45a8ff 11180 * @{
bogdanm 0:9b334a45a8ff 11181 */
bogdanm 0:9b334a45a8ff 11182
bogdanm 0:9b334a45a8ff 11183 /* DSADDR Bit Fields */
bogdanm 0:9b334a45a8ff 11184 #define SDHC_DSADDR_DSADDR_MASK 0xFFFFFFFCu
bogdanm 0:9b334a45a8ff 11185 #define SDHC_DSADDR_DSADDR_SHIFT 2
bogdanm 0:9b334a45a8ff 11186 #define SDHC_DSADDR_DSADDR(x) (((uint32_t)(((uint32_t)(x))<<SDHC_DSADDR_DSADDR_SHIFT))&SDHC_DSADDR_DSADDR_MASK)
bogdanm 0:9b334a45a8ff 11187 /* BLKATTR Bit Fields */
bogdanm 0:9b334a45a8ff 11188 #define SDHC_BLKATTR_BLKSIZE_MASK 0x1FFFu
bogdanm 0:9b334a45a8ff 11189 #define SDHC_BLKATTR_BLKSIZE_SHIFT 0
bogdanm 0:9b334a45a8ff 11190 #define SDHC_BLKATTR_BLKSIZE(x) (((uint32_t)(((uint32_t)(x))<<SDHC_BLKATTR_BLKSIZE_SHIFT))&SDHC_BLKATTR_BLKSIZE_MASK)
bogdanm 0:9b334a45a8ff 11191 #define SDHC_BLKATTR_BLKCNT_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 11192 #define SDHC_BLKATTR_BLKCNT_SHIFT 16
bogdanm 0:9b334a45a8ff 11193 #define SDHC_BLKATTR_BLKCNT(x) (((uint32_t)(((uint32_t)(x))<<SDHC_BLKATTR_BLKCNT_SHIFT))&SDHC_BLKATTR_BLKCNT_MASK)
bogdanm 0:9b334a45a8ff 11194 /* CMDARG Bit Fields */
bogdanm 0:9b334a45a8ff 11195 #define SDHC_CMDARG_CMDARG_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 11196 #define SDHC_CMDARG_CMDARG_SHIFT 0
bogdanm 0:9b334a45a8ff 11197 #define SDHC_CMDARG_CMDARG(x) (((uint32_t)(((uint32_t)(x))<<SDHC_CMDARG_CMDARG_SHIFT))&SDHC_CMDARG_CMDARG_MASK)
bogdanm 0:9b334a45a8ff 11198 /* XFERTYP Bit Fields */
bogdanm 0:9b334a45a8ff 11199 #define SDHC_XFERTYP_DMAEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 11200 #define SDHC_XFERTYP_DMAEN_SHIFT 0
bogdanm 0:9b334a45a8ff 11201 #define SDHC_XFERTYP_BCEN_MASK 0x2u
bogdanm 0:9b334a45a8ff 11202 #define SDHC_XFERTYP_BCEN_SHIFT 1
bogdanm 0:9b334a45a8ff 11203 #define SDHC_XFERTYP_AC12EN_MASK 0x4u
bogdanm 0:9b334a45a8ff 11204 #define SDHC_XFERTYP_AC12EN_SHIFT 2
bogdanm 0:9b334a45a8ff 11205 #define SDHC_XFERTYP_DTDSEL_MASK 0x10u
bogdanm 0:9b334a45a8ff 11206 #define SDHC_XFERTYP_DTDSEL_SHIFT 4
bogdanm 0:9b334a45a8ff 11207 #define SDHC_XFERTYP_MSBSEL_MASK 0x20u
bogdanm 0:9b334a45a8ff 11208 #define SDHC_XFERTYP_MSBSEL_SHIFT 5
bogdanm 0:9b334a45a8ff 11209 #define SDHC_XFERTYP_RSPTYP_MASK 0x30000u
bogdanm 0:9b334a45a8ff 11210 #define SDHC_XFERTYP_RSPTYP_SHIFT 16
bogdanm 0:9b334a45a8ff 11211 #define SDHC_XFERTYP_RSPTYP(x) (((uint32_t)(((uint32_t)(x))<<SDHC_XFERTYP_RSPTYP_SHIFT))&SDHC_XFERTYP_RSPTYP_MASK)
bogdanm 0:9b334a45a8ff 11212 #define SDHC_XFERTYP_CCCEN_MASK 0x80000u
bogdanm 0:9b334a45a8ff 11213 #define SDHC_XFERTYP_CCCEN_SHIFT 19
bogdanm 0:9b334a45a8ff 11214 #define SDHC_XFERTYP_CICEN_MASK 0x100000u
bogdanm 0:9b334a45a8ff 11215 #define SDHC_XFERTYP_CICEN_SHIFT 20
bogdanm 0:9b334a45a8ff 11216 #define SDHC_XFERTYP_DPSEL_MASK 0x200000u
bogdanm 0:9b334a45a8ff 11217 #define SDHC_XFERTYP_DPSEL_SHIFT 21
bogdanm 0:9b334a45a8ff 11218 #define SDHC_XFERTYP_CMDTYP_MASK 0xC00000u
bogdanm 0:9b334a45a8ff 11219 #define SDHC_XFERTYP_CMDTYP_SHIFT 22
bogdanm 0:9b334a45a8ff 11220 #define SDHC_XFERTYP_CMDTYP(x) (((uint32_t)(((uint32_t)(x))<<SDHC_XFERTYP_CMDTYP_SHIFT))&SDHC_XFERTYP_CMDTYP_MASK)
bogdanm 0:9b334a45a8ff 11221 #define SDHC_XFERTYP_CMDINX_MASK 0x3F000000u
bogdanm 0:9b334a45a8ff 11222 #define SDHC_XFERTYP_CMDINX_SHIFT 24
bogdanm 0:9b334a45a8ff 11223 #define SDHC_XFERTYP_CMDINX(x) (((uint32_t)(((uint32_t)(x))<<SDHC_XFERTYP_CMDINX_SHIFT))&SDHC_XFERTYP_CMDINX_MASK)
bogdanm 0:9b334a45a8ff 11224 /* CMDRSP Bit Fields */
bogdanm 0:9b334a45a8ff 11225 #define SDHC_CMDRSP_CMDRSP0_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 11226 #define SDHC_CMDRSP_CMDRSP0_SHIFT 0
bogdanm 0:9b334a45a8ff 11227 #define SDHC_CMDRSP_CMDRSP0(x) (((uint32_t)(((uint32_t)(x))<<SDHC_CMDRSP_CMDRSP0_SHIFT))&SDHC_CMDRSP_CMDRSP0_MASK)
bogdanm 0:9b334a45a8ff 11228 #define SDHC_CMDRSP_CMDRSP1_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 11229 #define SDHC_CMDRSP_CMDRSP1_SHIFT 0
bogdanm 0:9b334a45a8ff 11230 #define SDHC_CMDRSP_CMDRSP1(x) (((uint32_t)(((uint32_t)(x))<<SDHC_CMDRSP_CMDRSP1_SHIFT))&SDHC_CMDRSP_CMDRSP1_MASK)
bogdanm 0:9b334a45a8ff 11231 #define SDHC_CMDRSP_CMDRSP2_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 11232 #define SDHC_CMDRSP_CMDRSP2_SHIFT 0
bogdanm 0:9b334a45a8ff 11233 #define SDHC_CMDRSP_CMDRSP2(x) (((uint32_t)(((uint32_t)(x))<<SDHC_CMDRSP_CMDRSP2_SHIFT))&SDHC_CMDRSP_CMDRSP2_MASK)
bogdanm 0:9b334a45a8ff 11234 #define SDHC_CMDRSP_CMDRSP3_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 11235 #define SDHC_CMDRSP_CMDRSP3_SHIFT 0
bogdanm 0:9b334a45a8ff 11236 #define SDHC_CMDRSP_CMDRSP3(x) (((uint32_t)(((uint32_t)(x))<<SDHC_CMDRSP_CMDRSP3_SHIFT))&SDHC_CMDRSP_CMDRSP3_MASK)
bogdanm 0:9b334a45a8ff 11237 /* DATPORT Bit Fields */
bogdanm 0:9b334a45a8ff 11238 #define SDHC_DATPORT_DATCONT_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 11239 #define SDHC_DATPORT_DATCONT_SHIFT 0
bogdanm 0:9b334a45a8ff 11240 #define SDHC_DATPORT_DATCONT(x) (((uint32_t)(((uint32_t)(x))<<SDHC_DATPORT_DATCONT_SHIFT))&SDHC_DATPORT_DATCONT_MASK)
bogdanm 0:9b334a45a8ff 11241 /* PRSSTAT Bit Fields */
bogdanm 0:9b334a45a8ff 11242 #define SDHC_PRSSTAT_CIHB_MASK 0x1u
bogdanm 0:9b334a45a8ff 11243 #define SDHC_PRSSTAT_CIHB_SHIFT 0
bogdanm 0:9b334a45a8ff 11244 #define SDHC_PRSSTAT_CDIHB_MASK 0x2u
bogdanm 0:9b334a45a8ff 11245 #define SDHC_PRSSTAT_CDIHB_SHIFT 1
bogdanm 0:9b334a45a8ff 11246 #define SDHC_PRSSTAT_DLA_MASK 0x4u
bogdanm 0:9b334a45a8ff 11247 #define SDHC_PRSSTAT_DLA_SHIFT 2
bogdanm 0:9b334a45a8ff 11248 #define SDHC_PRSSTAT_SDSTB_MASK 0x8u
bogdanm 0:9b334a45a8ff 11249 #define SDHC_PRSSTAT_SDSTB_SHIFT 3
bogdanm 0:9b334a45a8ff 11250 #define SDHC_PRSSTAT_IPGOFF_MASK 0x10u
bogdanm 0:9b334a45a8ff 11251 #define SDHC_PRSSTAT_IPGOFF_SHIFT 4
bogdanm 0:9b334a45a8ff 11252 #define SDHC_PRSSTAT_HCKOFF_MASK 0x20u
bogdanm 0:9b334a45a8ff 11253 #define SDHC_PRSSTAT_HCKOFF_SHIFT 5
bogdanm 0:9b334a45a8ff 11254 #define SDHC_PRSSTAT_PEROFF_MASK 0x40u
bogdanm 0:9b334a45a8ff 11255 #define SDHC_PRSSTAT_PEROFF_SHIFT 6
bogdanm 0:9b334a45a8ff 11256 #define SDHC_PRSSTAT_SDOFF_MASK 0x80u
bogdanm 0:9b334a45a8ff 11257 #define SDHC_PRSSTAT_SDOFF_SHIFT 7
bogdanm 0:9b334a45a8ff 11258 #define SDHC_PRSSTAT_WTA_MASK 0x100u
bogdanm 0:9b334a45a8ff 11259 #define SDHC_PRSSTAT_WTA_SHIFT 8
bogdanm 0:9b334a45a8ff 11260 #define SDHC_PRSSTAT_RTA_MASK 0x200u
bogdanm 0:9b334a45a8ff 11261 #define SDHC_PRSSTAT_RTA_SHIFT 9
bogdanm 0:9b334a45a8ff 11262 #define SDHC_PRSSTAT_BWEN_MASK 0x400u
bogdanm 0:9b334a45a8ff 11263 #define SDHC_PRSSTAT_BWEN_SHIFT 10
bogdanm 0:9b334a45a8ff 11264 #define SDHC_PRSSTAT_BREN_MASK 0x800u
bogdanm 0:9b334a45a8ff 11265 #define SDHC_PRSSTAT_BREN_SHIFT 11
bogdanm 0:9b334a45a8ff 11266 #define SDHC_PRSSTAT_CINS_MASK 0x10000u
bogdanm 0:9b334a45a8ff 11267 #define SDHC_PRSSTAT_CINS_SHIFT 16
bogdanm 0:9b334a45a8ff 11268 #define SDHC_PRSSTAT_CLSL_MASK 0x800000u
bogdanm 0:9b334a45a8ff 11269 #define SDHC_PRSSTAT_CLSL_SHIFT 23
bogdanm 0:9b334a45a8ff 11270 #define SDHC_PRSSTAT_DLSL_MASK 0xFF000000u
bogdanm 0:9b334a45a8ff 11271 #define SDHC_PRSSTAT_DLSL_SHIFT 24
bogdanm 0:9b334a45a8ff 11272 #define SDHC_PRSSTAT_DLSL(x) (((uint32_t)(((uint32_t)(x))<<SDHC_PRSSTAT_DLSL_SHIFT))&SDHC_PRSSTAT_DLSL_MASK)
bogdanm 0:9b334a45a8ff 11273 /* PROCTL Bit Fields */
bogdanm 0:9b334a45a8ff 11274 #define SDHC_PROCTL_LCTL_MASK 0x1u
bogdanm 0:9b334a45a8ff 11275 #define SDHC_PROCTL_LCTL_SHIFT 0
bogdanm 0:9b334a45a8ff 11276 #define SDHC_PROCTL_DTW_MASK 0x6u
bogdanm 0:9b334a45a8ff 11277 #define SDHC_PROCTL_DTW_SHIFT 1
bogdanm 0:9b334a45a8ff 11278 #define SDHC_PROCTL_DTW(x) (((uint32_t)(((uint32_t)(x))<<SDHC_PROCTL_DTW_SHIFT))&SDHC_PROCTL_DTW_MASK)
bogdanm 0:9b334a45a8ff 11279 #define SDHC_PROCTL_D3CD_MASK 0x8u
bogdanm 0:9b334a45a8ff 11280 #define SDHC_PROCTL_D3CD_SHIFT 3
bogdanm 0:9b334a45a8ff 11281 #define SDHC_PROCTL_EMODE_MASK 0x30u
bogdanm 0:9b334a45a8ff 11282 #define SDHC_PROCTL_EMODE_SHIFT 4
bogdanm 0:9b334a45a8ff 11283 #define SDHC_PROCTL_EMODE(x) (((uint32_t)(((uint32_t)(x))<<SDHC_PROCTL_EMODE_SHIFT))&SDHC_PROCTL_EMODE_MASK)
bogdanm 0:9b334a45a8ff 11284 #define SDHC_PROCTL_CDTL_MASK 0x40u
bogdanm 0:9b334a45a8ff 11285 #define SDHC_PROCTL_CDTL_SHIFT 6
bogdanm 0:9b334a45a8ff 11286 #define SDHC_PROCTL_CDSS_MASK 0x80u
bogdanm 0:9b334a45a8ff 11287 #define SDHC_PROCTL_CDSS_SHIFT 7
bogdanm 0:9b334a45a8ff 11288 #define SDHC_PROCTL_DMAS_MASK 0x300u
bogdanm 0:9b334a45a8ff 11289 #define SDHC_PROCTL_DMAS_SHIFT 8
bogdanm 0:9b334a45a8ff 11290 #define SDHC_PROCTL_DMAS(x) (((uint32_t)(((uint32_t)(x))<<SDHC_PROCTL_DMAS_SHIFT))&SDHC_PROCTL_DMAS_MASK)
bogdanm 0:9b334a45a8ff 11291 #define SDHC_PROCTL_SABGREQ_MASK 0x10000u
bogdanm 0:9b334a45a8ff 11292 #define SDHC_PROCTL_SABGREQ_SHIFT 16
bogdanm 0:9b334a45a8ff 11293 #define SDHC_PROCTL_CREQ_MASK 0x20000u
bogdanm 0:9b334a45a8ff 11294 #define SDHC_PROCTL_CREQ_SHIFT 17
bogdanm 0:9b334a45a8ff 11295 #define SDHC_PROCTL_RWCTL_MASK 0x40000u
bogdanm 0:9b334a45a8ff 11296 #define SDHC_PROCTL_RWCTL_SHIFT 18
bogdanm 0:9b334a45a8ff 11297 #define SDHC_PROCTL_IABG_MASK 0x80000u
bogdanm 0:9b334a45a8ff 11298 #define SDHC_PROCTL_IABG_SHIFT 19
bogdanm 0:9b334a45a8ff 11299 #define SDHC_PROCTL_WECINT_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11300 #define SDHC_PROCTL_WECINT_SHIFT 24
bogdanm 0:9b334a45a8ff 11301 #define SDHC_PROCTL_WECINS_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 11302 #define SDHC_PROCTL_WECINS_SHIFT 25
bogdanm 0:9b334a45a8ff 11303 #define SDHC_PROCTL_WECRM_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 11304 #define SDHC_PROCTL_WECRM_SHIFT 26
bogdanm 0:9b334a45a8ff 11305 /* SYSCTL Bit Fields */
bogdanm 0:9b334a45a8ff 11306 #define SDHC_SYSCTL_IPGEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 11307 #define SDHC_SYSCTL_IPGEN_SHIFT 0
bogdanm 0:9b334a45a8ff 11308 #define SDHC_SYSCTL_HCKEN_MASK 0x2u
bogdanm 0:9b334a45a8ff 11309 #define SDHC_SYSCTL_HCKEN_SHIFT 1
bogdanm 0:9b334a45a8ff 11310 #define SDHC_SYSCTL_PEREN_MASK 0x4u
bogdanm 0:9b334a45a8ff 11311 #define SDHC_SYSCTL_PEREN_SHIFT 2
bogdanm 0:9b334a45a8ff 11312 #define SDHC_SYSCTL_SDCLKEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 11313 #define SDHC_SYSCTL_SDCLKEN_SHIFT 3
bogdanm 0:9b334a45a8ff 11314 #define SDHC_SYSCTL_DVS_MASK 0xF0u
bogdanm 0:9b334a45a8ff 11315 #define SDHC_SYSCTL_DVS_SHIFT 4
bogdanm 0:9b334a45a8ff 11316 #define SDHC_SYSCTL_DVS(x) (((uint32_t)(((uint32_t)(x))<<SDHC_SYSCTL_DVS_SHIFT))&SDHC_SYSCTL_DVS_MASK)
bogdanm 0:9b334a45a8ff 11317 #define SDHC_SYSCTL_SDCLKFS_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 11318 #define SDHC_SYSCTL_SDCLKFS_SHIFT 8
bogdanm 0:9b334a45a8ff 11319 #define SDHC_SYSCTL_SDCLKFS(x) (((uint32_t)(((uint32_t)(x))<<SDHC_SYSCTL_SDCLKFS_SHIFT))&SDHC_SYSCTL_SDCLKFS_MASK)
bogdanm 0:9b334a45a8ff 11320 #define SDHC_SYSCTL_DTOCV_MASK 0xF0000u
bogdanm 0:9b334a45a8ff 11321 #define SDHC_SYSCTL_DTOCV_SHIFT 16
bogdanm 0:9b334a45a8ff 11322 #define SDHC_SYSCTL_DTOCV(x) (((uint32_t)(((uint32_t)(x))<<SDHC_SYSCTL_DTOCV_SHIFT))&SDHC_SYSCTL_DTOCV_MASK)
bogdanm 0:9b334a45a8ff 11323 #define SDHC_SYSCTL_RSTA_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11324 #define SDHC_SYSCTL_RSTA_SHIFT 24
bogdanm 0:9b334a45a8ff 11325 #define SDHC_SYSCTL_RSTC_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 11326 #define SDHC_SYSCTL_RSTC_SHIFT 25
bogdanm 0:9b334a45a8ff 11327 #define SDHC_SYSCTL_RSTD_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 11328 #define SDHC_SYSCTL_RSTD_SHIFT 26
bogdanm 0:9b334a45a8ff 11329 #define SDHC_SYSCTL_INITA_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 11330 #define SDHC_SYSCTL_INITA_SHIFT 27
bogdanm 0:9b334a45a8ff 11331 /* IRQSTAT Bit Fields */
bogdanm 0:9b334a45a8ff 11332 #define SDHC_IRQSTAT_CC_MASK 0x1u
bogdanm 0:9b334a45a8ff 11333 #define SDHC_IRQSTAT_CC_SHIFT 0
bogdanm 0:9b334a45a8ff 11334 #define SDHC_IRQSTAT_TC_MASK 0x2u
bogdanm 0:9b334a45a8ff 11335 #define SDHC_IRQSTAT_TC_SHIFT 1
bogdanm 0:9b334a45a8ff 11336 #define SDHC_IRQSTAT_BGE_MASK 0x4u
bogdanm 0:9b334a45a8ff 11337 #define SDHC_IRQSTAT_BGE_SHIFT 2
bogdanm 0:9b334a45a8ff 11338 #define SDHC_IRQSTAT_DINT_MASK 0x8u
bogdanm 0:9b334a45a8ff 11339 #define SDHC_IRQSTAT_DINT_SHIFT 3
bogdanm 0:9b334a45a8ff 11340 #define SDHC_IRQSTAT_BWR_MASK 0x10u
bogdanm 0:9b334a45a8ff 11341 #define SDHC_IRQSTAT_BWR_SHIFT 4
bogdanm 0:9b334a45a8ff 11342 #define SDHC_IRQSTAT_BRR_MASK 0x20u
bogdanm 0:9b334a45a8ff 11343 #define SDHC_IRQSTAT_BRR_SHIFT 5
bogdanm 0:9b334a45a8ff 11344 #define SDHC_IRQSTAT_CINS_MASK 0x40u
bogdanm 0:9b334a45a8ff 11345 #define SDHC_IRQSTAT_CINS_SHIFT 6
bogdanm 0:9b334a45a8ff 11346 #define SDHC_IRQSTAT_CRM_MASK 0x80u
bogdanm 0:9b334a45a8ff 11347 #define SDHC_IRQSTAT_CRM_SHIFT 7
bogdanm 0:9b334a45a8ff 11348 #define SDHC_IRQSTAT_CINT_MASK 0x100u
bogdanm 0:9b334a45a8ff 11349 #define SDHC_IRQSTAT_CINT_SHIFT 8
bogdanm 0:9b334a45a8ff 11350 #define SDHC_IRQSTAT_CTOE_MASK 0x10000u
bogdanm 0:9b334a45a8ff 11351 #define SDHC_IRQSTAT_CTOE_SHIFT 16
bogdanm 0:9b334a45a8ff 11352 #define SDHC_IRQSTAT_CCE_MASK 0x20000u
bogdanm 0:9b334a45a8ff 11353 #define SDHC_IRQSTAT_CCE_SHIFT 17
bogdanm 0:9b334a45a8ff 11354 #define SDHC_IRQSTAT_CEBE_MASK 0x40000u
bogdanm 0:9b334a45a8ff 11355 #define SDHC_IRQSTAT_CEBE_SHIFT 18
bogdanm 0:9b334a45a8ff 11356 #define SDHC_IRQSTAT_CIE_MASK 0x80000u
bogdanm 0:9b334a45a8ff 11357 #define SDHC_IRQSTAT_CIE_SHIFT 19
bogdanm 0:9b334a45a8ff 11358 #define SDHC_IRQSTAT_DTOE_MASK 0x100000u
bogdanm 0:9b334a45a8ff 11359 #define SDHC_IRQSTAT_DTOE_SHIFT 20
bogdanm 0:9b334a45a8ff 11360 #define SDHC_IRQSTAT_DCE_MASK 0x200000u
bogdanm 0:9b334a45a8ff 11361 #define SDHC_IRQSTAT_DCE_SHIFT 21
bogdanm 0:9b334a45a8ff 11362 #define SDHC_IRQSTAT_DEBE_MASK 0x400000u
bogdanm 0:9b334a45a8ff 11363 #define SDHC_IRQSTAT_DEBE_SHIFT 22
bogdanm 0:9b334a45a8ff 11364 #define SDHC_IRQSTAT_AC12E_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11365 #define SDHC_IRQSTAT_AC12E_SHIFT 24
bogdanm 0:9b334a45a8ff 11366 #define SDHC_IRQSTAT_DMAE_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 11367 #define SDHC_IRQSTAT_DMAE_SHIFT 28
bogdanm 0:9b334a45a8ff 11368 /* IRQSTATEN Bit Fields */
bogdanm 0:9b334a45a8ff 11369 #define SDHC_IRQSTATEN_CCSEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 11370 #define SDHC_IRQSTATEN_CCSEN_SHIFT 0
bogdanm 0:9b334a45a8ff 11371 #define SDHC_IRQSTATEN_TCSEN_MASK 0x2u
bogdanm 0:9b334a45a8ff 11372 #define SDHC_IRQSTATEN_TCSEN_SHIFT 1
bogdanm 0:9b334a45a8ff 11373 #define SDHC_IRQSTATEN_BGESEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 11374 #define SDHC_IRQSTATEN_BGESEN_SHIFT 2
bogdanm 0:9b334a45a8ff 11375 #define SDHC_IRQSTATEN_DINTSEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 11376 #define SDHC_IRQSTATEN_DINTSEN_SHIFT 3
bogdanm 0:9b334a45a8ff 11377 #define SDHC_IRQSTATEN_BWRSEN_MASK 0x10u
bogdanm 0:9b334a45a8ff 11378 #define SDHC_IRQSTATEN_BWRSEN_SHIFT 4
bogdanm 0:9b334a45a8ff 11379 #define SDHC_IRQSTATEN_BRRSEN_MASK 0x20u
bogdanm 0:9b334a45a8ff 11380 #define SDHC_IRQSTATEN_BRRSEN_SHIFT 5
bogdanm 0:9b334a45a8ff 11381 #define SDHC_IRQSTATEN_CINSEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 11382 #define SDHC_IRQSTATEN_CINSEN_SHIFT 6
bogdanm 0:9b334a45a8ff 11383 #define SDHC_IRQSTATEN_CRMSEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 11384 #define SDHC_IRQSTATEN_CRMSEN_SHIFT 7
bogdanm 0:9b334a45a8ff 11385 #define SDHC_IRQSTATEN_CINTSEN_MASK 0x100u
bogdanm 0:9b334a45a8ff 11386 #define SDHC_IRQSTATEN_CINTSEN_SHIFT 8
bogdanm 0:9b334a45a8ff 11387 #define SDHC_IRQSTATEN_CTOESEN_MASK 0x10000u
bogdanm 0:9b334a45a8ff 11388 #define SDHC_IRQSTATEN_CTOESEN_SHIFT 16
bogdanm 0:9b334a45a8ff 11389 #define SDHC_IRQSTATEN_CCESEN_MASK 0x20000u
bogdanm 0:9b334a45a8ff 11390 #define SDHC_IRQSTATEN_CCESEN_SHIFT 17
bogdanm 0:9b334a45a8ff 11391 #define SDHC_IRQSTATEN_CEBESEN_MASK 0x40000u
bogdanm 0:9b334a45a8ff 11392 #define SDHC_IRQSTATEN_CEBESEN_SHIFT 18
bogdanm 0:9b334a45a8ff 11393 #define SDHC_IRQSTATEN_CIESEN_MASK 0x80000u
bogdanm 0:9b334a45a8ff 11394 #define SDHC_IRQSTATEN_CIESEN_SHIFT 19
bogdanm 0:9b334a45a8ff 11395 #define SDHC_IRQSTATEN_DTOESEN_MASK 0x100000u
bogdanm 0:9b334a45a8ff 11396 #define SDHC_IRQSTATEN_DTOESEN_SHIFT 20
bogdanm 0:9b334a45a8ff 11397 #define SDHC_IRQSTATEN_DCESEN_MASK 0x200000u
bogdanm 0:9b334a45a8ff 11398 #define SDHC_IRQSTATEN_DCESEN_SHIFT 21
bogdanm 0:9b334a45a8ff 11399 #define SDHC_IRQSTATEN_DEBESEN_MASK 0x400000u
bogdanm 0:9b334a45a8ff 11400 #define SDHC_IRQSTATEN_DEBESEN_SHIFT 22
bogdanm 0:9b334a45a8ff 11401 #define SDHC_IRQSTATEN_AC12ESEN_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11402 #define SDHC_IRQSTATEN_AC12ESEN_SHIFT 24
bogdanm 0:9b334a45a8ff 11403 #define SDHC_IRQSTATEN_DMAESEN_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 11404 #define SDHC_IRQSTATEN_DMAESEN_SHIFT 28
bogdanm 0:9b334a45a8ff 11405 /* IRQSIGEN Bit Fields */
bogdanm 0:9b334a45a8ff 11406 #define SDHC_IRQSIGEN_CCIEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 11407 #define SDHC_IRQSIGEN_CCIEN_SHIFT 0
bogdanm 0:9b334a45a8ff 11408 #define SDHC_IRQSIGEN_TCIEN_MASK 0x2u
bogdanm 0:9b334a45a8ff 11409 #define SDHC_IRQSIGEN_TCIEN_SHIFT 1
bogdanm 0:9b334a45a8ff 11410 #define SDHC_IRQSIGEN_BGEIEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 11411 #define SDHC_IRQSIGEN_BGEIEN_SHIFT 2
bogdanm 0:9b334a45a8ff 11412 #define SDHC_IRQSIGEN_DINTIEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 11413 #define SDHC_IRQSIGEN_DINTIEN_SHIFT 3
bogdanm 0:9b334a45a8ff 11414 #define SDHC_IRQSIGEN_BWRIEN_MASK 0x10u
bogdanm 0:9b334a45a8ff 11415 #define SDHC_IRQSIGEN_BWRIEN_SHIFT 4
bogdanm 0:9b334a45a8ff 11416 #define SDHC_IRQSIGEN_BRRIEN_MASK 0x20u
bogdanm 0:9b334a45a8ff 11417 #define SDHC_IRQSIGEN_BRRIEN_SHIFT 5
bogdanm 0:9b334a45a8ff 11418 #define SDHC_IRQSIGEN_CINSIEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 11419 #define SDHC_IRQSIGEN_CINSIEN_SHIFT 6
bogdanm 0:9b334a45a8ff 11420 #define SDHC_IRQSIGEN_CRMIEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 11421 #define SDHC_IRQSIGEN_CRMIEN_SHIFT 7
bogdanm 0:9b334a45a8ff 11422 #define SDHC_IRQSIGEN_CINTIEN_MASK 0x100u
bogdanm 0:9b334a45a8ff 11423 #define SDHC_IRQSIGEN_CINTIEN_SHIFT 8
bogdanm 0:9b334a45a8ff 11424 #define SDHC_IRQSIGEN_CTOEIEN_MASK 0x10000u
bogdanm 0:9b334a45a8ff 11425 #define SDHC_IRQSIGEN_CTOEIEN_SHIFT 16
bogdanm 0:9b334a45a8ff 11426 #define SDHC_IRQSIGEN_CCEIEN_MASK 0x20000u
bogdanm 0:9b334a45a8ff 11427 #define SDHC_IRQSIGEN_CCEIEN_SHIFT 17
bogdanm 0:9b334a45a8ff 11428 #define SDHC_IRQSIGEN_CEBEIEN_MASK 0x40000u
bogdanm 0:9b334a45a8ff 11429 #define SDHC_IRQSIGEN_CEBEIEN_SHIFT 18
bogdanm 0:9b334a45a8ff 11430 #define SDHC_IRQSIGEN_CIEIEN_MASK 0x80000u
bogdanm 0:9b334a45a8ff 11431 #define SDHC_IRQSIGEN_CIEIEN_SHIFT 19
bogdanm 0:9b334a45a8ff 11432 #define SDHC_IRQSIGEN_DTOEIEN_MASK 0x100000u
bogdanm 0:9b334a45a8ff 11433 #define SDHC_IRQSIGEN_DTOEIEN_SHIFT 20
bogdanm 0:9b334a45a8ff 11434 #define SDHC_IRQSIGEN_DCEIEN_MASK 0x200000u
bogdanm 0:9b334a45a8ff 11435 #define SDHC_IRQSIGEN_DCEIEN_SHIFT 21
bogdanm 0:9b334a45a8ff 11436 #define SDHC_IRQSIGEN_DEBEIEN_MASK 0x400000u
bogdanm 0:9b334a45a8ff 11437 #define SDHC_IRQSIGEN_DEBEIEN_SHIFT 22
bogdanm 0:9b334a45a8ff 11438 #define SDHC_IRQSIGEN_AC12EIEN_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11439 #define SDHC_IRQSIGEN_AC12EIEN_SHIFT 24
bogdanm 0:9b334a45a8ff 11440 #define SDHC_IRQSIGEN_DMAEIEN_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 11441 #define SDHC_IRQSIGEN_DMAEIEN_SHIFT 28
bogdanm 0:9b334a45a8ff 11442 /* AC12ERR Bit Fields */
bogdanm 0:9b334a45a8ff 11443 #define SDHC_AC12ERR_AC12NE_MASK 0x1u
bogdanm 0:9b334a45a8ff 11444 #define SDHC_AC12ERR_AC12NE_SHIFT 0
bogdanm 0:9b334a45a8ff 11445 #define SDHC_AC12ERR_AC12TOE_MASK 0x2u
bogdanm 0:9b334a45a8ff 11446 #define SDHC_AC12ERR_AC12TOE_SHIFT 1
bogdanm 0:9b334a45a8ff 11447 #define SDHC_AC12ERR_AC12EBE_MASK 0x4u
bogdanm 0:9b334a45a8ff 11448 #define SDHC_AC12ERR_AC12EBE_SHIFT 2
bogdanm 0:9b334a45a8ff 11449 #define SDHC_AC12ERR_AC12CE_MASK 0x8u
bogdanm 0:9b334a45a8ff 11450 #define SDHC_AC12ERR_AC12CE_SHIFT 3
bogdanm 0:9b334a45a8ff 11451 #define SDHC_AC12ERR_AC12IE_MASK 0x10u
bogdanm 0:9b334a45a8ff 11452 #define SDHC_AC12ERR_AC12IE_SHIFT 4
bogdanm 0:9b334a45a8ff 11453 #define SDHC_AC12ERR_CNIBAC12E_MASK 0x80u
bogdanm 0:9b334a45a8ff 11454 #define SDHC_AC12ERR_CNIBAC12E_SHIFT 7
bogdanm 0:9b334a45a8ff 11455 /* HTCAPBLT Bit Fields */
bogdanm 0:9b334a45a8ff 11456 #define SDHC_HTCAPBLT_MBL_MASK 0x70000u
bogdanm 0:9b334a45a8ff 11457 #define SDHC_HTCAPBLT_MBL_SHIFT 16
bogdanm 0:9b334a45a8ff 11458 #define SDHC_HTCAPBLT_MBL(x) (((uint32_t)(((uint32_t)(x))<<SDHC_HTCAPBLT_MBL_SHIFT))&SDHC_HTCAPBLT_MBL_MASK)
bogdanm 0:9b334a45a8ff 11459 #define SDHC_HTCAPBLT_ADMAS_MASK 0x100000u
bogdanm 0:9b334a45a8ff 11460 #define SDHC_HTCAPBLT_ADMAS_SHIFT 20
bogdanm 0:9b334a45a8ff 11461 #define SDHC_HTCAPBLT_HSS_MASK 0x200000u
bogdanm 0:9b334a45a8ff 11462 #define SDHC_HTCAPBLT_HSS_SHIFT 21
bogdanm 0:9b334a45a8ff 11463 #define SDHC_HTCAPBLT_DMAS_MASK 0x400000u
bogdanm 0:9b334a45a8ff 11464 #define SDHC_HTCAPBLT_DMAS_SHIFT 22
bogdanm 0:9b334a45a8ff 11465 #define SDHC_HTCAPBLT_SRS_MASK 0x800000u
bogdanm 0:9b334a45a8ff 11466 #define SDHC_HTCAPBLT_SRS_SHIFT 23
bogdanm 0:9b334a45a8ff 11467 #define SDHC_HTCAPBLT_VS33_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11468 #define SDHC_HTCAPBLT_VS33_SHIFT 24
bogdanm 0:9b334a45a8ff 11469 /* WML Bit Fields */
bogdanm 0:9b334a45a8ff 11470 #define SDHC_WML_RDWML_MASK 0xFFu
bogdanm 0:9b334a45a8ff 11471 #define SDHC_WML_RDWML_SHIFT 0
bogdanm 0:9b334a45a8ff 11472 #define SDHC_WML_RDWML(x) (((uint32_t)(((uint32_t)(x))<<SDHC_WML_RDWML_SHIFT))&SDHC_WML_RDWML_MASK)
bogdanm 0:9b334a45a8ff 11473 #define SDHC_WML_WRWML_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 11474 #define SDHC_WML_WRWML_SHIFT 16
bogdanm 0:9b334a45a8ff 11475 #define SDHC_WML_WRWML(x) (((uint32_t)(((uint32_t)(x))<<SDHC_WML_WRWML_SHIFT))&SDHC_WML_WRWML_MASK)
bogdanm 0:9b334a45a8ff 11476 /* FEVT Bit Fields */
bogdanm 0:9b334a45a8ff 11477 #define SDHC_FEVT_AC12NE_MASK 0x1u
bogdanm 0:9b334a45a8ff 11478 #define SDHC_FEVT_AC12NE_SHIFT 0
bogdanm 0:9b334a45a8ff 11479 #define SDHC_FEVT_AC12TOE_MASK 0x2u
bogdanm 0:9b334a45a8ff 11480 #define SDHC_FEVT_AC12TOE_SHIFT 1
bogdanm 0:9b334a45a8ff 11481 #define SDHC_FEVT_AC12CE_MASK 0x4u
bogdanm 0:9b334a45a8ff 11482 #define SDHC_FEVT_AC12CE_SHIFT 2
bogdanm 0:9b334a45a8ff 11483 #define SDHC_FEVT_AC12EBE_MASK 0x8u
bogdanm 0:9b334a45a8ff 11484 #define SDHC_FEVT_AC12EBE_SHIFT 3
bogdanm 0:9b334a45a8ff 11485 #define SDHC_FEVT_AC12IE_MASK 0x10u
bogdanm 0:9b334a45a8ff 11486 #define SDHC_FEVT_AC12IE_SHIFT 4
bogdanm 0:9b334a45a8ff 11487 #define SDHC_FEVT_CNIBAC12E_MASK 0x80u
bogdanm 0:9b334a45a8ff 11488 #define SDHC_FEVT_CNIBAC12E_SHIFT 7
bogdanm 0:9b334a45a8ff 11489 #define SDHC_FEVT_CTOE_MASK 0x10000u
bogdanm 0:9b334a45a8ff 11490 #define SDHC_FEVT_CTOE_SHIFT 16
bogdanm 0:9b334a45a8ff 11491 #define SDHC_FEVT_CCE_MASK 0x20000u
bogdanm 0:9b334a45a8ff 11492 #define SDHC_FEVT_CCE_SHIFT 17
bogdanm 0:9b334a45a8ff 11493 #define SDHC_FEVT_CEBE_MASK 0x40000u
bogdanm 0:9b334a45a8ff 11494 #define SDHC_FEVT_CEBE_SHIFT 18
bogdanm 0:9b334a45a8ff 11495 #define SDHC_FEVT_CIE_MASK 0x80000u
bogdanm 0:9b334a45a8ff 11496 #define SDHC_FEVT_CIE_SHIFT 19
bogdanm 0:9b334a45a8ff 11497 #define SDHC_FEVT_DTOE_MASK 0x100000u
bogdanm 0:9b334a45a8ff 11498 #define SDHC_FEVT_DTOE_SHIFT 20
bogdanm 0:9b334a45a8ff 11499 #define SDHC_FEVT_DCE_MASK 0x200000u
bogdanm 0:9b334a45a8ff 11500 #define SDHC_FEVT_DCE_SHIFT 21
bogdanm 0:9b334a45a8ff 11501 #define SDHC_FEVT_DEBE_MASK 0x400000u
bogdanm 0:9b334a45a8ff 11502 #define SDHC_FEVT_DEBE_SHIFT 22
bogdanm 0:9b334a45a8ff 11503 #define SDHC_FEVT_AC12E_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11504 #define SDHC_FEVT_AC12E_SHIFT 24
bogdanm 0:9b334a45a8ff 11505 #define SDHC_FEVT_DMAE_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 11506 #define SDHC_FEVT_DMAE_SHIFT 28
bogdanm 0:9b334a45a8ff 11507 #define SDHC_FEVT_CINT_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 11508 #define SDHC_FEVT_CINT_SHIFT 31
bogdanm 0:9b334a45a8ff 11509 /* ADMAES Bit Fields */
bogdanm 0:9b334a45a8ff 11510 #define SDHC_ADMAES_ADMAES_MASK 0x3u
bogdanm 0:9b334a45a8ff 11511 #define SDHC_ADMAES_ADMAES_SHIFT 0
bogdanm 0:9b334a45a8ff 11512 #define SDHC_ADMAES_ADMAES(x) (((uint32_t)(((uint32_t)(x))<<SDHC_ADMAES_ADMAES_SHIFT))&SDHC_ADMAES_ADMAES_MASK)
bogdanm 0:9b334a45a8ff 11513 #define SDHC_ADMAES_ADMALME_MASK 0x4u
bogdanm 0:9b334a45a8ff 11514 #define SDHC_ADMAES_ADMALME_SHIFT 2
bogdanm 0:9b334a45a8ff 11515 #define SDHC_ADMAES_ADMADCE_MASK 0x8u
bogdanm 0:9b334a45a8ff 11516 #define SDHC_ADMAES_ADMADCE_SHIFT 3
bogdanm 0:9b334a45a8ff 11517 /* ADSADDR Bit Fields */
bogdanm 0:9b334a45a8ff 11518 #define SDHC_ADSADDR_ADSADDR_MASK 0xFFFFFFFCu
bogdanm 0:9b334a45a8ff 11519 #define SDHC_ADSADDR_ADSADDR_SHIFT 2
bogdanm 0:9b334a45a8ff 11520 #define SDHC_ADSADDR_ADSADDR(x) (((uint32_t)(((uint32_t)(x))<<SDHC_ADSADDR_ADSADDR_SHIFT))&SDHC_ADSADDR_ADSADDR_MASK)
bogdanm 0:9b334a45a8ff 11521 /* VENDOR Bit Fields */
bogdanm 0:9b334a45a8ff 11522 #define SDHC_VENDOR_EXTDMAEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 11523 #define SDHC_VENDOR_EXTDMAEN_SHIFT 0
bogdanm 0:9b334a45a8ff 11524 #define SDHC_VENDOR_EXBLKNU_MASK 0x2u
bogdanm 0:9b334a45a8ff 11525 #define SDHC_VENDOR_EXBLKNU_SHIFT 1
bogdanm 0:9b334a45a8ff 11526 #define SDHC_VENDOR_INTSTVAL_MASK 0xFF0000u
bogdanm 0:9b334a45a8ff 11527 #define SDHC_VENDOR_INTSTVAL_SHIFT 16
bogdanm 0:9b334a45a8ff 11528 #define SDHC_VENDOR_INTSTVAL(x) (((uint32_t)(((uint32_t)(x))<<SDHC_VENDOR_INTSTVAL_SHIFT))&SDHC_VENDOR_INTSTVAL_MASK)
bogdanm 0:9b334a45a8ff 11529 /* MMCBOOT Bit Fields */
bogdanm 0:9b334a45a8ff 11530 #define SDHC_MMCBOOT_DTOCVACK_MASK 0xFu
bogdanm 0:9b334a45a8ff 11531 #define SDHC_MMCBOOT_DTOCVACK_SHIFT 0
bogdanm 0:9b334a45a8ff 11532 #define SDHC_MMCBOOT_DTOCVACK(x) (((uint32_t)(((uint32_t)(x))<<SDHC_MMCBOOT_DTOCVACK_SHIFT))&SDHC_MMCBOOT_DTOCVACK_MASK)
bogdanm 0:9b334a45a8ff 11533 #define SDHC_MMCBOOT_BOOTACK_MASK 0x10u
bogdanm 0:9b334a45a8ff 11534 #define SDHC_MMCBOOT_BOOTACK_SHIFT 4
bogdanm 0:9b334a45a8ff 11535 #define SDHC_MMCBOOT_BOOTMODE_MASK 0x20u
bogdanm 0:9b334a45a8ff 11536 #define SDHC_MMCBOOT_BOOTMODE_SHIFT 5
bogdanm 0:9b334a45a8ff 11537 #define SDHC_MMCBOOT_BOOTEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 11538 #define SDHC_MMCBOOT_BOOTEN_SHIFT 6
bogdanm 0:9b334a45a8ff 11539 #define SDHC_MMCBOOT_AUTOSABGEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 11540 #define SDHC_MMCBOOT_AUTOSABGEN_SHIFT 7
bogdanm 0:9b334a45a8ff 11541 #define SDHC_MMCBOOT_BOOTBLKCNT_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 11542 #define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT 16
bogdanm 0:9b334a45a8ff 11543 #define SDHC_MMCBOOT_BOOTBLKCNT(x) (((uint32_t)(((uint32_t)(x))<<SDHC_MMCBOOT_BOOTBLKCNT_SHIFT))&SDHC_MMCBOOT_BOOTBLKCNT_MASK)
bogdanm 0:9b334a45a8ff 11544 /* HOSTVER Bit Fields */
bogdanm 0:9b334a45a8ff 11545 #define SDHC_HOSTVER_SVN_MASK 0xFFu
bogdanm 0:9b334a45a8ff 11546 #define SDHC_HOSTVER_SVN_SHIFT 0
bogdanm 0:9b334a45a8ff 11547 #define SDHC_HOSTVER_SVN(x) (((uint32_t)(((uint32_t)(x))<<SDHC_HOSTVER_SVN_SHIFT))&SDHC_HOSTVER_SVN_MASK)
bogdanm 0:9b334a45a8ff 11548 #define SDHC_HOSTVER_VVN_MASK 0xFF00u
bogdanm 0:9b334a45a8ff 11549 #define SDHC_HOSTVER_VVN_SHIFT 8
bogdanm 0:9b334a45a8ff 11550 #define SDHC_HOSTVER_VVN(x) (((uint32_t)(((uint32_t)(x))<<SDHC_HOSTVER_VVN_SHIFT))&SDHC_HOSTVER_VVN_MASK)
bogdanm 0:9b334a45a8ff 11551
bogdanm 0:9b334a45a8ff 11552 /*!
bogdanm 0:9b334a45a8ff 11553 * @}
bogdanm 0:9b334a45a8ff 11554 */ /* end of group SDHC_Register_Masks */
bogdanm 0:9b334a45a8ff 11555
bogdanm 0:9b334a45a8ff 11556
bogdanm 0:9b334a45a8ff 11557 /* SDHC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 11558 /** Peripheral SDHC base address */
bogdanm 0:9b334a45a8ff 11559 #define SDHC_BASE (0x400B1000u)
bogdanm 0:9b334a45a8ff 11560 /** Peripheral SDHC base pointer */
bogdanm 0:9b334a45a8ff 11561 #define SDHC ((SDHC_Type *)SDHC_BASE)
bogdanm 0:9b334a45a8ff 11562 #define SDHC_BASE_PTR (SDHC)
bogdanm 0:9b334a45a8ff 11563 /** Array initializer of SDHC peripheral base addresses */
bogdanm 0:9b334a45a8ff 11564 #define SDHC_BASE_ADDRS { SDHC_BASE }
bogdanm 0:9b334a45a8ff 11565 /** Array initializer of SDHC peripheral base pointers */
bogdanm 0:9b334a45a8ff 11566 #define SDHC_BASE_PTRS { SDHC }
bogdanm 0:9b334a45a8ff 11567 /** Interrupt vectors for the SDHC peripheral type */
bogdanm 0:9b334a45a8ff 11568 #define SDHC_IRQS { SDHC_IRQn }
bogdanm 0:9b334a45a8ff 11569
bogdanm 0:9b334a45a8ff 11570 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 11571 -- SDHC - Register accessor macros
bogdanm 0:9b334a45a8ff 11572 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 11573
bogdanm 0:9b334a45a8ff 11574 /*!
bogdanm 0:9b334a45a8ff 11575 * @addtogroup SDHC_Register_Accessor_Macros SDHC - Register accessor macros
bogdanm 0:9b334a45a8ff 11576 * @{
bogdanm 0:9b334a45a8ff 11577 */
bogdanm 0:9b334a45a8ff 11578
bogdanm 0:9b334a45a8ff 11579
bogdanm 0:9b334a45a8ff 11580 /* SDHC - Register instance definitions */
bogdanm 0:9b334a45a8ff 11581 /* SDHC */
bogdanm 0:9b334a45a8ff 11582 #define SDHC_DSADDR SDHC_DSADDR_REG(SDHC)
bogdanm 0:9b334a45a8ff 11583 #define SDHC_BLKATTR SDHC_BLKATTR_REG(SDHC)
bogdanm 0:9b334a45a8ff 11584 #define SDHC_CMDARG SDHC_CMDARG_REG(SDHC)
bogdanm 0:9b334a45a8ff 11585 #define SDHC_XFERTYP SDHC_XFERTYP_REG(SDHC)
bogdanm 0:9b334a45a8ff 11586 #define SDHC_CMDRSP0 SDHC_CMDRSP_REG(SDHC,0)
bogdanm 0:9b334a45a8ff 11587 #define SDHC_CMDRSP1 SDHC_CMDRSP_REG(SDHC,1)
bogdanm 0:9b334a45a8ff 11588 #define SDHC_CMDRSP2 SDHC_CMDRSP_REG(SDHC,2)
bogdanm 0:9b334a45a8ff 11589 #define SDHC_CMDRSP3 SDHC_CMDRSP_REG(SDHC,3)
bogdanm 0:9b334a45a8ff 11590 #define SDHC_DATPORT SDHC_DATPORT_REG(SDHC)
bogdanm 0:9b334a45a8ff 11591 #define SDHC_PRSSTAT SDHC_PRSSTAT_REG(SDHC)
bogdanm 0:9b334a45a8ff 11592 #define SDHC_PROCTL SDHC_PROCTL_REG(SDHC)
bogdanm 0:9b334a45a8ff 11593 #define SDHC_SYSCTL SDHC_SYSCTL_REG(SDHC)
bogdanm 0:9b334a45a8ff 11594 #define SDHC_IRQSTAT SDHC_IRQSTAT_REG(SDHC)
bogdanm 0:9b334a45a8ff 11595 #define SDHC_IRQSTATEN SDHC_IRQSTATEN_REG(SDHC)
bogdanm 0:9b334a45a8ff 11596 #define SDHC_IRQSIGEN SDHC_IRQSIGEN_REG(SDHC)
bogdanm 0:9b334a45a8ff 11597 #define SDHC_AC12ERR SDHC_AC12ERR_REG(SDHC)
bogdanm 0:9b334a45a8ff 11598 #define SDHC_HTCAPBLT SDHC_HTCAPBLT_REG(SDHC)
bogdanm 0:9b334a45a8ff 11599 #define SDHC_WML SDHC_WML_REG(SDHC)
bogdanm 0:9b334a45a8ff 11600 #define SDHC_FEVT SDHC_FEVT_REG(SDHC)
bogdanm 0:9b334a45a8ff 11601 #define SDHC_ADMAES SDHC_ADMAES_REG(SDHC)
bogdanm 0:9b334a45a8ff 11602 #define SDHC_ADSADDR SDHC_ADSADDR_REG(SDHC)
bogdanm 0:9b334a45a8ff 11603 #define SDHC_VENDOR SDHC_VENDOR_REG(SDHC)
bogdanm 0:9b334a45a8ff 11604 #define SDHC_MMCBOOT SDHC_MMCBOOT_REG(SDHC)
bogdanm 0:9b334a45a8ff 11605 #define SDHC_HOSTVER SDHC_HOSTVER_REG(SDHC)
bogdanm 0:9b334a45a8ff 11606
bogdanm 0:9b334a45a8ff 11607 /* SDHC - Register array accessors */
bogdanm 0:9b334a45a8ff 11608 #define SDHC_CMDRSP(index) SDHC_CMDRSP_REG(SDHC,index)
bogdanm 0:9b334a45a8ff 11609
bogdanm 0:9b334a45a8ff 11610 /*!
bogdanm 0:9b334a45a8ff 11611 * @}
bogdanm 0:9b334a45a8ff 11612 */ /* end of group SDHC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 11613
bogdanm 0:9b334a45a8ff 11614
bogdanm 0:9b334a45a8ff 11615 /*!
bogdanm 0:9b334a45a8ff 11616 * @}
bogdanm 0:9b334a45a8ff 11617 */ /* end of group SDHC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 11618
bogdanm 0:9b334a45a8ff 11619
bogdanm 0:9b334a45a8ff 11620 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 11621 -- SIM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 11622 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 11623
bogdanm 0:9b334a45a8ff 11624 /*!
bogdanm 0:9b334a45a8ff 11625 * @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 11626 * @{
bogdanm 0:9b334a45a8ff 11627 */
bogdanm 0:9b334a45a8ff 11628
bogdanm 0:9b334a45a8ff 11629 /** SIM - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 11630 typedef struct {
bogdanm 0:9b334a45a8ff 11631 __IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
bogdanm 0:9b334a45a8ff 11632 __IO uint32_t SOPT1CFG; /**< SOPT1 Configuration Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 11633 uint8_t RESERVED_0[4092];
bogdanm 0:9b334a45a8ff 11634 __IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
bogdanm 0:9b334a45a8ff 11635 uint8_t RESERVED_1[4];
bogdanm 0:9b334a45a8ff 11636 __IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
bogdanm 0:9b334a45a8ff 11637 __IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
bogdanm 0:9b334a45a8ff 11638 uint8_t RESERVED_2[4];
bogdanm 0:9b334a45a8ff 11639 __IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
bogdanm 0:9b334a45a8ff 11640 uint8_t RESERVED_3[8];
bogdanm 0:9b334a45a8ff 11641 __I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
bogdanm 0:9b334a45a8ff 11642 __IO uint32_t SCGC1; /**< System Clock Gating Control Register 1, offset: 0x1028 */
bogdanm 0:9b334a45a8ff 11643 __IO uint32_t SCGC2; /**< System Clock Gating Control Register 2, offset: 0x102C */
bogdanm 0:9b334a45a8ff 11644 __IO uint32_t SCGC3; /**< System Clock Gating Control Register 3, offset: 0x1030 */
bogdanm 0:9b334a45a8ff 11645 __IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
bogdanm 0:9b334a45a8ff 11646 __IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
bogdanm 0:9b334a45a8ff 11647 __IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
bogdanm 0:9b334a45a8ff 11648 __IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
bogdanm 0:9b334a45a8ff 11649 __IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
bogdanm 0:9b334a45a8ff 11650 __IO uint32_t CLKDIV2; /**< System Clock Divider Register 2, offset: 0x1048 */
bogdanm 0:9b334a45a8ff 11651 __IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
bogdanm 0:9b334a45a8ff 11652 __I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
bogdanm 0:9b334a45a8ff 11653 __I uint32_t UIDH; /**< Unique Identification Register High, offset: 0x1054 */
bogdanm 0:9b334a45a8ff 11654 __I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
bogdanm 0:9b334a45a8ff 11655 __I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
bogdanm 0:9b334a45a8ff 11656 __I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
bogdanm 0:9b334a45a8ff 11657 } SIM_Type, *SIM_MemMapPtr;
bogdanm 0:9b334a45a8ff 11658
bogdanm 0:9b334a45a8ff 11659 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 11660 -- SIM - Register accessor macros
bogdanm 0:9b334a45a8ff 11661 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 11662
bogdanm 0:9b334a45a8ff 11663 /*!
bogdanm 0:9b334a45a8ff 11664 * @addtogroup SIM_Register_Accessor_Macros SIM - Register accessor macros
bogdanm 0:9b334a45a8ff 11665 * @{
bogdanm 0:9b334a45a8ff 11666 */
bogdanm 0:9b334a45a8ff 11667
bogdanm 0:9b334a45a8ff 11668
bogdanm 0:9b334a45a8ff 11669 /* SIM - Register accessors */
bogdanm 0:9b334a45a8ff 11670 #define SIM_SOPT1_REG(base) ((base)->SOPT1)
bogdanm 0:9b334a45a8ff 11671 #define SIM_SOPT1CFG_REG(base) ((base)->SOPT1CFG)
bogdanm 0:9b334a45a8ff 11672 #define SIM_SOPT2_REG(base) ((base)->SOPT2)
bogdanm 0:9b334a45a8ff 11673 #define SIM_SOPT4_REG(base) ((base)->SOPT4)
bogdanm 0:9b334a45a8ff 11674 #define SIM_SOPT5_REG(base) ((base)->SOPT5)
bogdanm 0:9b334a45a8ff 11675 #define SIM_SOPT7_REG(base) ((base)->SOPT7)
bogdanm 0:9b334a45a8ff 11676 #define SIM_SDID_REG(base) ((base)->SDID)
bogdanm 0:9b334a45a8ff 11677 #define SIM_SCGC1_REG(base) ((base)->SCGC1)
bogdanm 0:9b334a45a8ff 11678 #define SIM_SCGC2_REG(base) ((base)->SCGC2)
bogdanm 0:9b334a45a8ff 11679 #define SIM_SCGC3_REG(base) ((base)->SCGC3)
bogdanm 0:9b334a45a8ff 11680 #define SIM_SCGC4_REG(base) ((base)->SCGC4)
bogdanm 0:9b334a45a8ff 11681 #define SIM_SCGC5_REG(base) ((base)->SCGC5)
bogdanm 0:9b334a45a8ff 11682 #define SIM_SCGC6_REG(base) ((base)->SCGC6)
bogdanm 0:9b334a45a8ff 11683 #define SIM_SCGC7_REG(base) ((base)->SCGC7)
bogdanm 0:9b334a45a8ff 11684 #define SIM_CLKDIV1_REG(base) ((base)->CLKDIV1)
bogdanm 0:9b334a45a8ff 11685 #define SIM_CLKDIV2_REG(base) ((base)->CLKDIV2)
bogdanm 0:9b334a45a8ff 11686 #define SIM_FCFG1_REG(base) ((base)->FCFG1)
bogdanm 0:9b334a45a8ff 11687 #define SIM_FCFG2_REG(base) ((base)->FCFG2)
bogdanm 0:9b334a45a8ff 11688 #define SIM_UIDH_REG(base) ((base)->UIDH)
bogdanm 0:9b334a45a8ff 11689 #define SIM_UIDMH_REG(base) ((base)->UIDMH)
bogdanm 0:9b334a45a8ff 11690 #define SIM_UIDML_REG(base) ((base)->UIDML)
bogdanm 0:9b334a45a8ff 11691 #define SIM_UIDL_REG(base) ((base)->UIDL)
bogdanm 0:9b334a45a8ff 11692
bogdanm 0:9b334a45a8ff 11693 /*!
bogdanm 0:9b334a45a8ff 11694 * @}
bogdanm 0:9b334a45a8ff 11695 */ /* end of group SIM_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 11696
bogdanm 0:9b334a45a8ff 11697
bogdanm 0:9b334a45a8ff 11698 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 11699 -- SIM Register Masks
bogdanm 0:9b334a45a8ff 11700 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 11701
bogdanm 0:9b334a45a8ff 11702 /*!
bogdanm 0:9b334a45a8ff 11703 * @addtogroup SIM_Register_Masks SIM Register Masks
bogdanm 0:9b334a45a8ff 11704 * @{
bogdanm 0:9b334a45a8ff 11705 */
bogdanm 0:9b334a45a8ff 11706
bogdanm 0:9b334a45a8ff 11707 /* SOPT1 Bit Fields */
bogdanm 0:9b334a45a8ff 11708 #define SIM_SOPT1_RAMSIZE_MASK 0xF000u
bogdanm 0:9b334a45a8ff 11709 #define SIM_SOPT1_RAMSIZE_SHIFT 12
bogdanm 0:9b334a45a8ff 11710 #define SIM_SOPT1_RAMSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT1_RAMSIZE_SHIFT))&SIM_SOPT1_RAMSIZE_MASK)
bogdanm 0:9b334a45a8ff 11711 #define SIM_SOPT1_OSC32KSEL_MASK 0xC0000u
bogdanm 0:9b334a45a8ff 11712 #define SIM_SOPT1_OSC32KSEL_SHIFT 18
bogdanm 0:9b334a45a8ff 11713 #define SIM_SOPT1_OSC32KSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT1_OSC32KSEL_SHIFT))&SIM_SOPT1_OSC32KSEL_MASK)
bogdanm 0:9b334a45a8ff 11714 #define SIM_SOPT1_USBVSTBY_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 11715 #define SIM_SOPT1_USBVSTBY_SHIFT 29
bogdanm 0:9b334a45a8ff 11716 #define SIM_SOPT1_USBSSTBY_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 11717 #define SIM_SOPT1_USBSSTBY_SHIFT 30
bogdanm 0:9b334a45a8ff 11718 #define SIM_SOPT1_USBREGEN_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 11719 #define SIM_SOPT1_USBREGEN_SHIFT 31
bogdanm 0:9b334a45a8ff 11720 /* SOPT1CFG Bit Fields */
bogdanm 0:9b334a45a8ff 11721 #define SIM_SOPT1CFG_URWE_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11722 #define SIM_SOPT1CFG_URWE_SHIFT 24
bogdanm 0:9b334a45a8ff 11723 #define SIM_SOPT1CFG_UVSWE_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 11724 #define SIM_SOPT1CFG_UVSWE_SHIFT 25
bogdanm 0:9b334a45a8ff 11725 #define SIM_SOPT1CFG_USSWE_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 11726 #define SIM_SOPT1CFG_USSWE_SHIFT 26
bogdanm 0:9b334a45a8ff 11727 /* SOPT2 Bit Fields */
bogdanm 0:9b334a45a8ff 11728 #define SIM_SOPT2_RTCCLKOUTSEL_MASK 0x10u
bogdanm 0:9b334a45a8ff 11729 #define SIM_SOPT2_RTCCLKOUTSEL_SHIFT 4
bogdanm 0:9b334a45a8ff 11730 #define SIM_SOPT2_CLKOUTSEL_MASK 0xE0u
bogdanm 0:9b334a45a8ff 11731 #define SIM_SOPT2_CLKOUTSEL_SHIFT 5
bogdanm 0:9b334a45a8ff 11732 #define SIM_SOPT2_CLKOUTSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_CLKOUTSEL_SHIFT))&SIM_SOPT2_CLKOUTSEL_MASK)
bogdanm 0:9b334a45a8ff 11733 #define SIM_SOPT2_FBSL_MASK 0x300u
bogdanm 0:9b334a45a8ff 11734 #define SIM_SOPT2_FBSL_SHIFT 8
bogdanm 0:9b334a45a8ff 11735 #define SIM_SOPT2_FBSL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_FBSL_SHIFT))&SIM_SOPT2_FBSL_MASK)
bogdanm 0:9b334a45a8ff 11736 #define SIM_SOPT2_PTD7PAD_MASK 0x800u
bogdanm 0:9b334a45a8ff 11737 #define SIM_SOPT2_PTD7PAD_SHIFT 11
bogdanm 0:9b334a45a8ff 11738 #define SIM_SOPT2_TRACECLKSEL_MASK 0x1000u
bogdanm 0:9b334a45a8ff 11739 #define SIM_SOPT2_TRACECLKSEL_SHIFT 12
bogdanm 0:9b334a45a8ff 11740 #define SIM_SOPT2_PLLFLLSEL_MASK 0x30000u
bogdanm 0:9b334a45a8ff 11741 #define SIM_SOPT2_PLLFLLSEL_SHIFT 16
bogdanm 0:9b334a45a8ff 11742 #define SIM_SOPT2_PLLFLLSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_PLLFLLSEL_SHIFT))&SIM_SOPT2_PLLFLLSEL_MASK)
bogdanm 0:9b334a45a8ff 11743 #define SIM_SOPT2_USBSRC_MASK 0x40000u
bogdanm 0:9b334a45a8ff 11744 #define SIM_SOPT2_USBSRC_SHIFT 18
bogdanm 0:9b334a45a8ff 11745 #define SIM_SOPT2_RMIISRC_MASK 0x80000u
bogdanm 0:9b334a45a8ff 11746 #define SIM_SOPT2_RMIISRC_SHIFT 19
bogdanm 0:9b334a45a8ff 11747 #define SIM_SOPT2_TIMESRC_MASK 0x300000u
bogdanm 0:9b334a45a8ff 11748 #define SIM_SOPT2_TIMESRC_SHIFT 20
bogdanm 0:9b334a45a8ff 11749 #define SIM_SOPT2_TIMESRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_TIMESRC_SHIFT))&SIM_SOPT2_TIMESRC_MASK)
bogdanm 0:9b334a45a8ff 11750 #define SIM_SOPT2_SDHCSRC_MASK 0x30000000u
bogdanm 0:9b334a45a8ff 11751 #define SIM_SOPT2_SDHCSRC_SHIFT 28
bogdanm 0:9b334a45a8ff 11752 #define SIM_SOPT2_SDHCSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_SDHCSRC_SHIFT))&SIM_SOPT2_SDHCSRC_MASK)
bogdanm 0:9b334a45a8ff 11753 /* SOPT4 Bit Fields */
bogdanm 0:9b334a45a8ff 11754 #define SIM_SOPT4_FTM0FLT0_MASK 0x1u
bogdanm 0:9b334a45a8ff 11755 #define SIM_SOPT4_FTM0FLT0_SHIFT 0
bogdanm 0:9b334a45a8ff 11756 #define SIM_SOPT4_FTM0FLT1_MASK 0x2u
bogdanm 0:9b334a45a8ff 11757 #define SIM_SOPT4_FTM0FLT1_SHIFT 1
bogdanm 0:9b334a45a8ff 11758 #define SIM_SOPT4_FTM0FLT2_MASK 0x4u
bogdanm 0:9b334a45a8ff 11759 #define SIM_SOPT4_FTM0FLT2_SHIFT 2
bogdanm 0:9b334a45a8ff 11760 #define SIM_SOPT4_FTM1FLT0_MASK 0x10u
bogdanm 0:9b334a45a8ff 11761 #define SIM_SOPT4_FTM1FLT0_SHIFT 4
bogdanm 0:9b334a45a8ff 11762 #define SIM_SOPT4_FTM2FLT0_MASK 0x100u
bogdanm 0:9b334a45a8ff 11763 #define SIM_SOPT4_FTM2FLT0_SHIFT 8
bogdanm 0:9b334a45a8ff 11764 #define SIM_SOPT4_FTM3FLT0_MASK 0x1000u
bogdanm 0:9b334a45a8ff 11765 #define SIM_SOPT4_FTM3FLT0_SHIFT 12
bogdanm 0:9b334a45a8ff 11766 #define SIM_SOPT4_FTM1CH0SRC_MASK 0xC0000u
bogdanm 0:9b334a45a8ff 11767 #define SIM_SOPT4_FTM1CH0SRC_SHIFT 18
bogdanm 0:9b334a45a8ff 11768 #define SIM_SOPT4_FTM1CH0SRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT4_FTM1CH0SRC_SHIFT))&SIM_SOPT4_FTM1CH0SRC_MASK)
bogdanm 0:9b334a45a8ff 11769 #define SIM_SOPT4_FTM2CH0SRC_MASK 0x300000u
bogdanm 0:9b334a45a8ff 11770 #define SIM_SOPT4_FTM2CH0SRC_SHIFT 20
bogdanm 0:9b334a45a8ff 11771 #define SIM_SOPT4_FTM2CH0SRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT4_FTM2CH0SRC_SHIFT))&SIM_SOPT4_FTM2CH0SRC_MASK)
bogdanm 0:9b334a45a8ff 11772 #define SIM_SOPT4_FTM0CLKSEL_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11773 #define SIM_SOPT4_FTM0CLKSEL_SHIFT 24
bogdanm 0:9b334a45a8ff 11774 #define SIM_SOPT4_FTM1CLKSEL_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 11775 #define SIM_SOPT4_FTM1CLKSEL_SHIFT 25
bogdanm 0:9b334a45a8ff 11776 #define SIM_SOPT4_FTM2CLKSEL_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 11777 #define SIM_SOPT4_FTM2CLKSEL_SHIFT 26
bogdanm 0:9b334a45a8ff 11778 #define SIM_SOPT4_FTM3CLKSEL_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 11779 #define SIM_SOPT4_FTM3CLKSEL_SHIFT 27
bogdanm 0:9b334a45a8ff 11780 #define SIM_SOPT4_FTM0TRG0SRC_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 11781 #define SIM_SOPT4_FTM0TRG0SRC_SHIFT 28
bogdanm 0:9b334a45a8ff 11782 #define SIM_SOPT4_FTM0TRG1SRC_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 11783 #define SIM_SOPT4_FTM0TRG1SRC_SHIFT 29
bogdanm 0:9b334a45a8ff 11784 #define SIM_SOPT4_FTM3TRG0SRC_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 11785 #define SIM_SOPT4_FTM3TRG0SRC_SHIFT 30
bogdanm 0:9b334a45a8ff 11786 #define SIM_SOPT4_FTM3TRG1SRC_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 11787 #define SIM_SOPT4_FTM3TRG1SRC_SHIFT 31
bogdanm 0:9b334a45a8ff 11788 /* SOPT5 Bit Fields */
bogdanm 0:9b334a45a8ff 11789 #define SIM_SOPT5_UART0TXSRC_MASK 0x3u
bogdanm 0:9b334a45a8ff 11790 #define SIM_SOPT5_UART0TXSRC_SHIFT 0
bogdanm 0:9b334a45a8ff 11791 #define SIM_SOPT5_UART0TXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART0TXSRC_SHIFT))&SIM_SOPT5_UART0TXSRC_MASK)
bogdanm 0:9b334a45a8ff 11792 #define SIM_SOPT5_UART0RXSRC_MASK 0xCu
bogdanm 0:9b334a45a8ff 11793 #define SIM_SOPT5_UART0RXSRC_SHIFT 2
bogdanm 0:9b334a45a8ff 11794 #define SIM_SOPT5_UART0RXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART0RXSRC_SHIFT))&SIM_SOPT5_UART0RXSRC_MASK)
bogdanm 0:9b334a45a8ff 11795 #define SIM_SOPT5_UART1TXSRC_MASK 0x30u
bogdanm 0:9b334a45a8ff 11796 #define SIM_SOPT5_UART1TXSRC_SHIFT 4
bogdanm 0:9b334a45a8ff 11797 #define SIM_SOPT5_UART1TXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART1TXSRC_SHIFT))&SIM_SOPT5_UART1TXSRC_MASK)
bogdanm 0:9b334a45a8ff 11798 #define SIM_SOPT5_UART1RXSRC_MASK 0xC0u
bogdanm 0:9b334a45a8ff 11799 #define SIM_SOPT5_UART1RXSRC_SHIFT 6
bogdanm 0:9b334a45a8ff 11800 #define SIM_SOPT5_UART1RXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART1RXSRC_SHIFT))&SIM_SOPT5_UART1RXSRC_MASK)
bogdanm 0:9b334a45a8ff 11801 /* SOPT7 Bit Fields */
bogdanm 0:9b334a45a8ff 11802 #define SIM_SOPT7_ADC0TRGSEL_MASK 0xFu
bogdanm 0:9b334a45a8ff 11803 #define SIM_SOPT7_ADC0TRGSEL_SHIFT 0
bogdanm 0:9b334a45a8ff 11804 #define SIM_SOPT7_ADC0TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT7_ADC0TRGSEL_SHIFT))&SIM_SOPT7_ADC0TRGSEL_MASK)
bogdanm 0:9b334a45a8ff 11805 #define SIM_SOPT7_ADC0PRETRGSEL_MASK 0x10u
bogdanm 0:9b334a45a8ff 11806 #define SIM_SOPT7_ADC0PRETRGSEL_SHIFT 4
bogdanm 0:9b334a45a8ff 11807 #define SIM_SOPT7_ADC0ALTTRGEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 11808 #define SIM_SOPT7_ADC0ALTTRGEN_SHIFT 7
bogdanm 0:9b334a45a8ff 11809 #define SIM_SOPT7_ADC1TRGSEL_MASK 0xF00u
bogdanm 0:9b334a45a8ff 11810 #define SIM_SOPT7_ADC1TRGSEL_SHIFT 8
bogdanm 0:9b334a45a8ff 11811 #define SIM_SOPT7_ADC1TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT7_ADC1TRGSEL_SHIFT))&SIM_SOPT7_ADC1TRGSEL_MASK)
bogdanm 0:9b334a45a8ff 11812 #define SIM_SOPT7_ADC1PRETRGSEL_MASK 0x1000u
bogdanm 0:9b334a45a8ff 11813 #define SIM_SOPT7_ADC1PRETRGSEL_SHIFT 12
bogdanm 0:9b334a45a8ff 11814 #define SIM_SOPT7_ADC1ALTTRGEN_MASK 0x8000u
bogdanm 0:9b334a45a8ff 11815 #define SIM_SOPT7_ADC1ALTTRGEN_SHIFT 15
bogdanm 0:9b334a45a8ff 11816 /* SDID Bit Fields */
bogdanm 0:9b334a45a8ff 11817 #define SIM_SDID_PINID_MASK 0xFu
bogdanm 0:9b334a45a8ff 11818 #define SIM_SDID_PINID_SHIFT 0
bogdanm 0:9b334a45a8ff 11819 #define SIM_SDID_PINID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_PINID_SHIFT))&SIM_SDID_PINID_MASK)
bogdanm 0:9b334a45a8ff 11820 #define SIM_SDID_FAMID_MASK 0x70u
bogdanm 0:9b334a45a8ff 11821 #define SIM_SDID_FAMID_SHIFT 4
bogdanm 0:9b334a45a8ff 11822 #define SIM_SDID_FAMID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_FAMID_SHIFT))&SIM_SDID_FAMID_MASK)
bogdanm 0:9b334a45a8ff 11823 #define SIM_SDID_DIEID_MASK 0xF80u
bogdanm 0:9b334a45a8ff 11824 #define SIM_SDID_DIEID_SHIFT 7
bogdanm 0:9b334a45a8ff 11825 #define SIM_SDID_DIEID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_DIEID_SHIFT))&SIM_SDID_DIEID_MASK)
bogdanm 0:9b334a45a8ff 11826 #define SIM_SDID_REVID_MASK 0xF000u
bogdanm 0:9b334a45a8ff 11827 #define SIM_SDID_REVID_SHIFT 12
bogdanm 0:9b334a45a8ff 11828 #define SIM_SDID_REVID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_REVID_SHIFT))&SIM_SDID_REVID_MASK)
bogdanm 0:9b334a45a8ff 11829 #define SIM_SDID_SERIESID_MASK 0xF00000u
bogdanm 0:9b334a45a8ff 11830 #define SIM_SDID_SERIESID_SHIFT 20
bogdanm 0:9b334a45a8ff 11831 #define SIM_SDID_SERIESID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SERIESID_SHIFT))&SIM_SDID_SERIESID_MASK)
bogdanm 0:9b334a45a8ff 11832 #define SIM_SDID_SUBFAMID_MASK 0xF000000u
bogdanm 0:9b334a45a8ff 11833 #define SIM_SDID_SUBFAMID_SHIFT 24
bogdanm 0:9b334a45a8ff 11834 #define SIM_SDID_SUBFAMID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SUBFAMID_SHIFT))&SIM_SDID_SUBFAMID_MASK)
bogdanm 0:9b334a45a8ff 11835 #define SIM_SDID_FAMILYID_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 11836 #define SIM_SDID_FAMILYID_SHIFT 28
bogdanm 0:9b334a45a8ff 11837 #define SIM_SDID_FAMILYID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_FAMILYID_SHIFT))&SIM_SDID_FAMILYID_MASK)
bogdanm 0:9b334a45a8ff 11838 /* SCGC1 Bit Fields */
bogdanm 0:9b334a45a8ff 11839 #define SIM_SCGC1_I2C2_MASK 0x40u
bogdanm 0:9b334a45a8ff 11840 #define SIM_SCGC1_I2C2_SHIFT 6
bogdanm 0:9b334a45a8ff 11841 #define SIM_SCGC1_UART4_MASK 0x400u
bogdanm 0:9b334a45a8ff 11842 #define SIM_SCGC1_UART4_SHIFT 10
bogdanm 0:9b334a45a8ff 11843 #define SIM_SCGC1_UART5_MASK 0x800u
bogdanm 0:9b334a45a8ff 11844 #define SIM_SCGC1_UART5_SHIFT 11
bogdanm 0:9b334a45a8ff 11845 /* SCGC2 Bit Fields */
bogdanm 0:9b334a45a8ff 11846 #define SIM_SCGC2_ENET_MASK 0x1u
bogdanm 0:9b334a45a8ff 11847 #define SIM_SCGC2_ENET_SHIFT 0
bogdanm 0:9b334a45a8ff 11848 #define SIM_SCGC2_DAC0_MASK 0x1000u
bogdanm 0:9b334a45a8ff 11849 #define SIM_SCGC2_DAC0_SHIFT 12
bogdanm 0:9b334a45a8ff 11850 #define SIM_SCGC2_DAC1_MASK 0x2000u
bogdanm 0:9b334a45a8ff 11851 #define SIM_SCGC2_DAC1_SHIFT 13
bogdanm 0:9b334a45a8ff 11852 /* SCGC3 Bit Fields */
bogdanm 0:9b334a45a8ff 11853 #define SIM_SCGC3_RNGA_MASK 0x1u
bogdanm 0:9b334a45a8ff 11854 #define SIM_SCGC3_RNGA_SHIFT 0
bogdanm 0:9b334a45a8ff 11855 #define SIM_SCGC3_SPI2_MASK 0x1000u
bogdanm 0:9b334a45a8ff 11856 #define SIM_SCGC3_SPI2_SHIFT 12
bogdanm 0:9b334a45a8ff 11857 #define SIM_SCGC3_SDHC_MASK 0x20000u
bogdanm 0:9b334a45a8ff 11858 #define SIM_SCGC3_SDHC_SHIFT 17
bogdanm 0:9b334a45a8ff 11859 #define SIM_SCGC3_FTM2_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11860 #define SIM_SCGC3_FTM2_SHIFT 24
bogdanm 0:9b334a45a8ff 11861 #define SIM_SCGC3_FTM3_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 11862 #define SIM_SCGC3_FTM3_SHIFT 25
bogdanm 0:9b334a45a8ff 11863 #define SIM_SCGC3_ADC1_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 11864 #define SIM_SCGC3_ADC1_SHIFT 27
bogdanm 0:9b334a45a8ff 11865 /* SCGC4 Bit Fields */
bogdanm 0:9b334a45a8ff 11866 #define SIM_SCGC4_EWM_MASK 0x2u
bogdanm 0:9b334a45a8ff 11867 #define SIM_SCGC4_EWM_SHIFT 1
bogdanm 0:9b334a45a8ff 11868 #define SIM_SCGC4_CMT_MASK 0x4u
bogdanm 0:9b334a45a8ff 11869 #define SIM_SCGC4_CMT_SHIFT 2
bogdanm 0:9b334a45a8ff 11870 #define SIM_SCGC4_I2C0_MASK 0x40u
bogdanm 0:9b334a45a8ff 11871 #define SIM_SCGC4_I2C0_SHIFT 6
bogdanm 0:9b334a45a8ff 11872 #define SIM_SCGC4_I2C1_MASK 0x80u
bogdanm 0:9b334a45a8ff 11873 #define SIM_SCGC4_I2C1_SHIFT 7
bogdanm 0:9b334a45a8ff 11874 #define SIM_SCGC4_UART0_MASK 0x400u
bogdanm 0:9b334a45a8ff 11875 #define SIM_SCGC4_UART0_SHIFT 10
bogdanm 0:9b334a45a8ff 11876 #define SIM_SCGC4_UART1_MASK 0x800u
bogdanm 0:9b334a45a8ff 11877 #define SIM_SCGC4_UART1_SHIFT 11
bogdanm 0:9b334a45a8ff 11878 #define SIM_SCGC4_UART2_MASK 0x1000u
bogdanm 0:9b334a45a8ff 11879 #define SIM_SCGC4_UART2_SHIFT 12
bogdanm 0:9b334a45a8ff 11880 #define SIM_SCGC4_UART3_MASK 0x2000u
bogdanm 0:9b334a45a8ff 11881 #define SIM_SCGC4_UART3_SHIFT 13
bogdanm 0:9b334a45a8ff 11882 #define SIM_SCGC4_USBOTG_MASK 0x40000u
bogdanm 0:9b334a45a8ff 11883 #define SIM_SCGC4_USBOTG_SHIFT 18
bogdanm 0:9b334a45a8ff 11884 #define SIM_SCGC4_CMP_MASK 0x80000u
bogdanm 0:9b334a45a8ff 11885 #define SIM_SCGC4_CMP_SHIFT 19
bogdanm 0:9b334a45a8ff 11886 #define SIM_SCGC4_VREF_MASK 0x100000u
bogdanm 0:9b334a45a8ff 11887 #define SIM_SCGC4_VREF_SHIFT 20
bogdanm 0:9b334a45a8ff 11888 /* SCGC5 Bit Fields */
bogdanm 0:9b334a45a8ff 11889 #define SIM_SCGC5_LPTMR_MASK 0x1u
bogdanm 0:9b334a45a8ff 11890 #define SIM_SCGC5_LPTMR_SHIFT 0
bogdanm 0:9b334a45a8ff 11891 #define SIM_SCGC5_PORTA_MASK 0x200u
bogdanm 0:9b334a45a8ff 11892 #define SIM_SCGC5_PORTA_SHIFT 9
bogdanm 0:9b334a45a8ff 11893 #define SIM_SCGC5_PORTB_MASK 0x400u
bogdanm 0:9b334a45a8ff 11894 #define SIM_SCGC5_PORTB_SHIFT 10
bogdanm 0:9b334a45a8ff 11895 #define SIM_SCGC5_PORTC_MASK 0x800u
bogdanm 0:9b334a45a8ff 11896 #define SIM_SCGC5_PORTC_SHIFT 11
bogdanm 0:9b334a45a8ff 11897 #define SIM_SCGC5_PORTD_MASK 0x1000u
bogdanm 0:9b334a45a8ff 11898 #define SIM_SCGC5_PORTD_SHIFT 12
bogdanm 0:9b334a45a8ff 11899 #define SIM_SCGC5_PORTE_MASK 0x2000u
bogdanm 0:9b334a45a8ff 11900 #define SIM_SCGC5_PORTE_SHIFT 13
bogdanm 0:9b334a45a8ff 11901 /* SCGC6 Bit Fields */
bogdanm 0:9b334a45a8ff 11902 #define SIM_SCGC6_FTF_MASK 0x1u
bogdanm 0:9b334a45a8ff 11903 #define SIM_SCGC6_FTF_SHIFT 0
bogdanm 0:9b334a45a8ff 11904 #define SIM_SCGC6_DMAMUX_MASK 0x2u
bogdanm 0:9b334a45a8ff 11905 #define SIM_SCGC6_DMAMUX_SHIFT 1
bogdanm 0:9b334a45a8ff 11906 #define SIM_SCGC6_FLEXCAN0_MASK 0x10u
bogdanm 0:9b334a45a8ff 11907 #define SIM_SCGC6_FLEXCAN0_SHIFT 4
bogdanm 0:9b334a45a8ff 11908 #define SIM_SCGC6_RNGA_MASK 0x200u
bogdanm 0:9b334a45a8ff 11909 #define SIM_SCGC6_RNGA_SHIFT 9
bogdanm 0:9b334a45a8ff 11910 #define SIM_SCGC6_SPI0_MASK 0x1000u
bogdanm 0:9b334a45a8ff 11911 #define SIM_SCGC6_SPI0_SHIFT 12
bogdanm 0:9b334a45a8ff 11912 #define SIM_SCGC6_SPI1_MASK 0x2000u
bogdanm 0:9b334a45a8ff 11913 #define SIM_SCGC6_SPI1_SHIFT 13
bogdanm 0:9b334a45a8ff 11914 #define SIM_SCGC6_I2S_MASK 0x8000u
bogdanm 0:9b334a45a8ff 11915 #define SIM_SCGC6_I2S_SHIFT 15
bogdanm 0:9b334a45a8ff 11916 #define SIM_SCGC6_CRC_MASK 0x40000u
bogdanm 0:9b334a45a8ff 11917 #define SIM_SCGC6_CRC_SHIFT 18
bogdanm 0:9b334a45a8ff 11918 #define SIM_SCGC6_USBDCD_MASK 0x200000u
bogdanm 0:9b334a45a8ff 11919 #define SIM_SCGC6_USBDCD_SHIFT 21
bogdanm 0:9b334a45a8ff 11920 #define SIM_SCGC6_PDB_MASK 0x400000u
bogdanm 0:9b334a45a8ff 11921 #define SIM_SCGC6_PDB_SHIFT 22
bogdanm 0:9b334a45a8ff 11922 #define SIM_SCGC6_PIT_MASK 0x800000u
bogdanm 0:9b334a45a8ff 11923 #define SIM_SCGC6_PIT_SHIFT 23
bogdanm 0:9b334a45a8ff 11924 #define SIM_SCGC6_FTM0_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 11925 #define SIM_SCGC6_FTM0_SHIFT 24
bogdanm 0:9b334a45a8ff 11926 #define SIM_SCGC6_FTM1_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 11927 #define SIM_SCGC6_FTM1_SHIFT 25
bogdanm 0:9b334a45a8ff 11928 #define SIM_SCGC6_FTM2_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 11929 #define SIM_SCGC6_FTM2_SHIFT 26
bogdanm 0:9b334a45a8ff 11930 #define SIM_SCGC6_ADC0_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 11931 #define SIM_SCGC6_ADC0_SHIFT 27
bogdanm 0:9b334a45a8ff 11932 #define SIM_SCGC6_RTC_MASK 0x20000000u
bogdanm 0:9b334a45a8ff 11933 #define SIM_SCGC6_RTC_SHIFT 29
bogdanm 0:9b334a45a8ff 11934 #define SIM_SCGC6_DAC0_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 11935 #define SIM_SCGC6_DAC0_SHIFT 31
bogdanm 0:9b334a45a8ff 11936 /* SCGC7 Bit Fields */
bogdanm 0:9b334a45a8ff 11937 #define SIM_SCGC7_FLEXBUS_MASK 0x1u
bogdanm 0:9b334a45a8ff 11938 #define SIM_SCGC7_FLEXBUS_SHIFT 0
bogdanm 0:9b334a45a8ff 11939 #define SIM_SCGC7_DMA_MASK 0x2u
bogdanm 0:9b334a45a8ff 11940 #define SIM_SCGC7_DMA_SHIFT 1
bogdanm 0:9b334a45a8ff 11941 #define SIM_SCGC7_MPU_MASK 0x4u
bogdanm 0:9b334a45a8ff 11942 #define SIM_SCGC7_MPU_SHIFT 2
bogdanm 0:9b334a45a8ff 11943 /* CLKDIV1 Bit Fields */
bogdanm 0:9b334a45a8ff 11944 #define SIM_CLKDIV1_OUTDIV4_MASK 0xF0000u
bogdanm 0:9b334a45a8ff 11945 #define SIM_CLKDIV1_OUTDIV4_SHIFT 16
bogdanm 0:9b334a45a8ff 11946 #define SIM_CLKDIV1_OUTDIV4(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV4_SHIFT))&SIM_CLKDIV1_OUTDIV4_MASK)
bogdanm 0:9b334a45a8ff 11947 #define SIM_CLKDIV1_OUTDIV3_MASK 0xF00000u
bogdanm 0:9b334a45a8ff 11948 #define SIM_CLKDIV1_OUTDIV3_SHIFT 20
bogdanm 0:9b334a45a8ff 11949 #define SIM_CLKDIV1_OUTDIV3(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV3_SHIFT))&SIM_CLKDIV1_OUTDIV3_MASK)
bogdanm 0:9b334a45a8ff 11950 #define SIM_CLKDIV1_OUTDIV2_MASK 0xF000000u
bogdanm 0:9b334a45a8ff 11951 #define SIM_CLKDIV1_OUTDIV2_SHIFT 24
bogdanm 0:9b334a45a8ff 11952 #define SIM_CLKDIV1_OUTDIV2(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV2_SHIFT))&SIM_CLKDIV1_OUTDIV2_MASK)
bogdanm 0:9b334a45a8ff 11953 #define SIM_CLKDIV1_OUTDIV1_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 11954 #define SIM_CLKDIV1_OUTDIV1_SHIFT 28
bogdanm 0:9b334a45a8ff 11955 #define SIM_CLKDIV1_OUTDIV1(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV1_SHIFT))&SIM_CLKDIV1_OUTDIV1_MASK)
bogdanm 0:9b334a45a8ff 11956 /* CLKDIV2 Bit Fields */
bogdanm 0:9b334a45a8ff 11957 #define SIM_CLKDIV2_USBFRAC_MASK 0x1u
bogdanm 0:9b334a45a8ff 11958 #define SIM_CLKDIV2_USBFRAC_SHIFT 0
bogdanm 0:9b334a45a8ff 11959 #define SIM_CLKDIV2_USBDIV_MASK 0xEu
bogdanm 0:9b334a45a8ff 11960 #define SIM_CLKDIV2_USBDIV_SHIFT 1
bogdanm 0:9b334a45a8ff 11961 #define SIM_CLKDIV2_USBDIV(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV2_USBDIV_SHIFT))&SIM_CLKDIV2_USBDIV_MASK)
bogdanm 0:9b334a45a8ff 11962 /* FCFG1 Bit Fields */
bogdanm 0:9b334a45a8ff 11963 #define SIM_FCFG1_FLASHDIS_MASK 0x1u
bogdanm 0:9b334a45a8ff 11964 #define SIM_FCFG1_FLASHDIS_SHIFT 0
bogdanm 0:9b334a45a8ff 11965 #define SIM_FCFG1_FLASHDOZE_MASK 0x2u
bogdanm 0:9b334a45a8ff 11966 #define SIM_FCFG1_FLASHDOZE_SHIFT 1
bogdanm 0:9b334a45a8ff 11967 #define SIM_FCFG1_DEPART_MASK 0xF00u
bogdanm 0:9b334a45a8ff 11968 #define SIM_FCFG1_DEPART_SHIFT 8
bogdanm 0:9b334a45a8ff 11969 #define SIM_FCFG1_DEPART(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_DEPART_SHIFT))&SIM_FCFG1_DEPART_MASK)
bogdanm 0:9b334a45a8ff 11970 #define SIM_FCFG1_EESIZE_MASK 0xF0000u
bogdanm 0:9b334a45a8ff 11971 #define SIM_FCFG1_EESIZE_SHIFT 16
bogdanm 0:9b334a45a8ff 11972 #define SIM_FCFG1_EESIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_EESIZE_SHIFT))&SIM_FCFG1_EESIZE_MASK)
bogdanm 0:9b334a45a8ff 11973 #define SIM_FCFG1_PFSIZE_MASK 0xF000000u
bogdanm 0:9b334a45a8ff 11974 #define SIM_FCFG1_PFSIZE_SHIFT 24
bogdanm 0:9b334a45a8ff 11975 #define SIM_FCFG1_PFSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_PFSIZE_SHIFT))&SIM_FCFG1_PFSIZE_MASK)
bogdanm 0:9b334a45a8ff 11976 #define SIM_FCFG1_NVMSIZE_MASK 0xF0000000u
bogdanm 0:9b334a45a8ff 11977 #define SIM_FCFG1_NVMSIZE_SHIFT 28
bogdanm 0:9b334a45a8ff 11978 #define SIM_FCFG1_NVMSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_NVMSIZE_SHIFT))&SIM_FCFG1_NVMSIZE_MASK)
bogdanm 0:9b334a45a8ff 11979 /* FCFG2 Bit Fields */
bogdanm 0:9b334a45a8ff 11980 #define SIM_FCFG2_MAXADDR1_MASK 0x7F0000u
bogdanm 0:9b334a45a8ff 11981 #define SIM_FCFG2_MAXADDR1_SHIFT 16
bogdanm 0:9b334a45a8ff 11982 #define SIM_FCFG2_MAXADDR1(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG2_MAXADDR1_SHIFT))&SIM_FCFG2_MAXADDR1_MASK)
bogdanm 0:9b334a45a8ff 11983 #define SIM_FCFG2_PFLSH_MASK 0x800000u
bogdanm 0:9b334a45a8ff 11984 #define SIM_FCFG2_PFLSH_SHIFT 23
bogdanm 0:9b334a45a8ff 11985 #define SIM_FCFG2_MAXADDR0_MASK 0x7F000000u
bogdanm 0:9b334a45a8ff 11986 #define SIM_FCFG2_MAXADDR0_SHIFT 24
bogdanm 0:9b334a45a8ff 11987 #define SIM_FCFG2_MAXADDR0(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG2_MAXADDR0_SHIFT))&SIM_FCFG2_MAXADDR0_MASK)
bogdanm 0:9b334a45a8ff 11988 /* UIDH Bit Fields */
bogdanm 0:9b334a45a8ff 11989 #define SIM_UIDH_UID_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 11990 #define SIM_UIDH_UID_SHIFT 0
bogdanm 0:9b334a45a8ff 11991 #define SIM_UIDH_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDH_UID_SHIFT))&SIM_UIDH_UID_MASK)
bogdanm 0:9b334a45a8ff 11992 /* UIDMH Bit Fields */
bogdanm 0:9b334a45a8ff 11993 #define SIM_UIDMH_UID_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 11994 #define SIM_UIDMH_UID_SHIFT 0
bogdanm 0:9b334a45a8ff 11995 #define SIM_UIDMH_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDMH_UID_SHIFT))&SIM_UIDMH_UID_MASK)
bogdanm 0:9b334a45a8ff 11996 /* UIDML Bit Fields */
bogdanm 0:9b334a45a8ff 11997 #define SIM_UIDML_UID_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 11998 #define SIM_UIDML_UID_SHIFT 0
bogdanm 0:9b334a45a8ff 11999 #define SIM_UIDML_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDML_UID_SHIFT))&SIM_UIDML_UID_MASK)
bogdanm 0:9b334a45a8ff 12000 /* UIDL Bit Fields */
bogdanm 0:9b334a45a8ff 12001 #define SIM_UIDL_UID_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 12002 #define SIM_UIDL_UID_SHIFT 0
bogdanm 0:9b334a45a8ff 12003 #define SIM_UIDL_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDL_UID_SHIFT))&SIM_UIDL_UID_MASK)
bogdanm 0:9b334a45a8ff 12004
bogdanm 0:9b334a45a8ff 12005 /*!
bogdanm 0:9b334a45a8ff 12006 * @}
bogdanm 0:9b334a45a8ff 12007 */ /* end of group SIM_Register_Masks */
bogdanm 0:9b334a45a8ff 12008
bogdanm 0:9b334a45a8ff 12009
bogdanm 0:9b334a45a8ff 12010 /* SIM - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 12011 /** Peripheral SIM base address */
bogdanm 0:9b334a45a8ff 12012 #define SIM_BASE (0x40047000u)
bogdanm 0:9b334a45a8ff 12013 /** Peripheral SIM base pointer */
bogdanm 0:9b334a45a8ff 12014 #define SIM ((SIM_Type *)SIM_BASE)
bogdanm 0:9b334a45a8ff 12015 #define SIM_BASE_PTR (SIM)
bogdanm 0:9b334a45a8ff 12016 /** Array initializer of SIM peripheral base addresses */
bogdanm 0:9b334a45a8ff 12017 #define SIM_BASE_ADDRS { SIM_BASE }
bogdanm 0:9b334a45a8ff 12018 /** Array initializer of SIM peripheral base pointers */
bogdanm 0:9b334a45a8ff 12019 #define SIM_BASE_PTRS { SIM }
bogdanm 0:9b334a45a8ff 12020
bogdanm 0:9b334a45a8ff 12021 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12022 -- SIM - Register accessor macros
bogdanm 0:9b334a45a8ff 12023 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12024
bogdanm 0:9b334a45a8ff 12025 /*!
bogdanm 0:9b334a45a8ff 12026 * @addtogroup SIM_Register_Accessor_Macros SIM - Register accessor macros
bogdanm 0:9b334a45a8ff 12027 * @{
bogdanm 0:9b334a45a8ff 12028 */
bogdanm 0:9b334a45a8ff 12029
bogdanm 0:9b334a45a8ff 12030
bogdanm 0:9b334a45a8ff 12031 /* SIM - Register instance definitions */
bogdanm 0:9b334a45a8ff 12032 /* SIM */
bogdanm 0:9b334a45a8ff 12033 #define SIM_SOPT1 SIM_SOPT1_REG(SIM)
bogdanm 0:9b334a45a8ff 12034 #define SIM_SOPT1CFG SIM_SOPT1CFG_REG(SIM)
bogdanm 0:9b334a45a8ff 12035 #define SIM_SOPT2 SIM_SOPT2_REG(SIM)
bogdanm 0:9b334a45a8ff 12036 #define SIM_SOPT4 SIM_SOPT4_REG(SIM)
bogdanm 0:9b334a45a8ff 12037 #define SIM_SOPT5 SIM_SOPT5_REG(SIM)
bogdanm 0:9b334a45a8ff 12038 #define SIM_SOPT7 SIM_SOPT7_REG(SIM)
bogdanm 0:9b334a45a8ff 12039 #define SIM_SDID SIM_SDID_REG(SIM)
bogdanm 0:9b334a45a8ff 12040 #define SIM_SCGC1 SIM_SCGC1_REG(SIM)
bogdanm 0:9b334a45a8ff 12041 #define SIM_SCGC2 SIM_SCGC2_REG(SIM)
bogdanm 0:9b334a45a8ff 12042 #define SIM_SCGC3 SIM_SCGC3_REG(SIM)
bogdanm 0:9b334a45a8ff 12043 #define SIM_SCGC4 SIM_SCGC4_REG(SIM)
bogdanm 0:9b334a45a8ff 12044 #define SIM_SCGC5 SIM_SCGC5_REG(SIM)
bogdanm 0:9b334a45a8ff 12045 #define SIM_SCGC6 SIM_SCGC6_REG(SIM)
bogdanm 0:9b334a45a8ff 12046 #define SIM_SCGC7 SIM_SCGC7_REG(SIM)
bogdanm 0:9b334a45a8ff 12047 #define SIM_CLKDIV1 SIM_CLKDIV1_REG(SIM)
bogdanm 0:9b334a45a8ff 12048 #define SIM_CLKDIV2 SIM_CLKDIV2_REG(SIM)
bogdanm 0:9b334a45a8ff 12049 #define SIM_FCFG1 SIM_FCFG1_REG(SIM)
bogdanm 0:9b334a45a8ff 12050 #define SIM_FCFG2 SIM_FCFG2_REG(SIM)
bogdanm 0:9b334a45a8ff 12051 #define SIM_UIDH SIM_UIDH_REG(SIM)
bogdanm 0:9b334a45a8ff 12052 #define SIM_UIDMH SIM_UIDMH_REG(SIM)
bogdanm 0:9b334a45a8ff 12053 #define SIM_UIDML SIM_UIDML_REG(SIM)
bogdanm 0:9b334a45a8ff 12054 #define SIM_UIDL SIM_UIDL_REG(SIM)
bogdanm 0:9b334a45a8ff 12055
bogdanm 0:9b334a45a8ff 12056 /*!
bogdanm 0:9b334a45a8ff 12057 * @}
bogdanm 0:9b334a45a8ff 12058 */ /* end of group SIM_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 12059
bogdanm 0:9b334a45a8ff 12060
bogdanm 0:9b334a45a8ff 12061 /*!
bogdanm 0:9b334a45a8ff 12062 * @}
bogdanm 0:9b334a45a8ff 12063 */ /* end of group SIM_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 12064
bogdanm 0:9b334a45a8ff 12065
bogdanm 0:9b334a45a8ff 12066 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12067 -- SMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 12068 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12069
bogdanm 0:9b334a45a8ff 12070 /*!
bogdanm 0:9b334a45a8ff 12071 * @addtogroup SMC_Peripheral_Access_Layer SMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 12072 * @{
bogdanm 0:9b334a45a8ff 12073 */
bogdanm 0:9b334a45a8ff 12074
bogdanm 0:9b334a45a8ff 12075 /** SMC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 12076 typedef struct {
bogdanm 0:9b334a45a8ff 12077 __IO uint8_t PMPROT; /**< Power Mode Protection register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 12078 __IO uint8_t PMCTRL; /**< Power Mode Control register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 12079 __IO uint8_t VLLSCTRL; /**< VLLS Control register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 12080 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 12081 } SMC_Type, *SMC_MemMapPtr;
bogdanm 0:9b334a45a8ff 12082
bogdanm 0:9b334a45a8ff 12083 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12084 -- SMC - Register accessor macros
bogdanm 0:9b334a45a8ff 12085 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12086
bogdanm 0:9b334a45a8ff 12087 /*!
bogdanm 0:9b334a45a8ff 12088 * @addtogroup SMC_Register_Accessor_Macros SMC - Register accessor macros
bogdanm 0:9b334a45a8ff 12089 * @{
bogdanm 0:9b334a45a8ff 12090 */
bogdanm 0:9b334a45a8ff 12091
bogdanm 0:9b334a45a8ff 12092
bogdanm 0:9b334a45a8ff 12093 /* SMC - Register accessors */
bogdanm 0:9b334a45a8ff 12094 #define SMC_PMPROT_REG(base) ((base)->PMPROT)
bogdanm 0:9b334a45a8ff 12095 #define SMC_PMCTRL_REG(base) ((base)->PMCTRL)
bogdanm 0:9b334a45a8ff 12096 #define SMC_VLLSCTRL_REG(base) ((base)->VLLSCTRL)
bogdanm 0:9b334a45a8ff 12097 #define SMC_PMSTAT_REG(base) ((base)->PMSTAT)
bogdanm 0:9b334a45a8ff 12098
bogdanm 0:9b334a45a8ff 12099 /*!
bogdanm 0:9b334a45a8ff 12100 * @}
bogdanm 0:9b334a45a8ff 12101 */ /* end of group SMC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 12102
bogdanm 0:9b334a45a8ff 12103
bogdanm 0:9b334a45a8ff 12104 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12105 -- SMC Register Masks
bogdanm 0:9b334a45a8ff 12106 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12107
bogdanm 0:9b334a45a8ff 12108 /*!
bogdanm 0:9b334a45a8ff 12109 * @addtogroup SMC_Register_Masks SMC Register Masks
bogdanm 0:9b334a45a8ff 12110 * @{
bogdanm 0:9b334a45a8ff 12111 */
bogdanm 0:9b334a45a8ff 12112
bogdanm 0:9b334a45a8ff 12113 /* PMPROT Bit Fields */
bogdanm 0:9b334a45a8ff 12114 #define SMC_PMPROT_AVLLS_MASK 0x2u
bogdanm 0:9b334a45a8ff 12115 #define SMC_PMPROT_AVLLS_SHIFT 1
bogdanm 0:9b334a45a8ff 12116 #define SMC_PMPROT_ALLS_MASK 0x8u
bogdanm 0:9b334a45a8ff 12117 #define SMC_PMPROT_ALLS_SHIFT 3
bogdanm 0:9b334a45a8ff 12118 #define SMC_PMPROT_AVLP_MASK 0x20u
bogdanm 0:9b334a45a8ff 12119 #define SMC_PMPROT_AVLP_SHIFT 5
bogdanm 0:9b334a45a8ff 12120 /* PMCTRL Bit Fields */
bogdanm 0:9b334a45a8ff 12121 #define SMC_PMCTRL_STOPM_MASK 0x7u
bogdanm 0:9b334a45a8ff 12122 #define SMC_PMCTRL_STOPM_SHIFT 0
bogdanm 0:9b334a45a8ff 12123 #define SMC_PMCTRL_STOPM(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMCTRL_STOPM_SHIFT))&SMC_PMCTRL_STOPM_MASK)
bogdanm 0:9b334a45a8ff 12124 #define SMC_PMCTRL_STOPA_MASK 0x8u
bogdanm 0:9b334a45a8ff 12125 #define SMC_PMCTRL_STOPA_SHIFT 3
bogdanm 0:9b334a45a8ff 12126 #define SMC_PMCTRL_RUNM_MASK 0x60u
bogdanm 0:9b334a45a8ff 12127 #define SMC_PMCTRL_RUNM_SHIFT 5
bogdanm 0:9b334a45a8ff 12128 #define SMC_PMCTRL_RUNM(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMCTRL_RUNM_SHIFT))&SMC_PMCTRL_RUNM_MASK)
bogdanm 0:9b334a45a8ff 12129 #define SMC_PMCTRL_LPWUI_MASK 0x80u
bogdanm 0:9b334a45a8ff 12130 #define SMC_PMCTRL_LPWUI_SHIFT 7
bogdanm 0:9b334a45a8ff 12131 /* VLLSCTRL Bit Fields */
bogdanm 0:9b334a45a8ff 12132 #define SMC_VLLSCTRL_VLLSM_MASK 0x7u
bogdanm 0:9b334a45a8ff 12133 #define SMC_VLLSCTRL_VLLSM_SHIFT 0
bogdanm 0:9b334a45a8ff 12134 #define SMC_VLLSCTRL_VLLSM(x) (((uint8_t)(((uint8_t)(x))<<SMC_VLLSCTRL_VLLSM_SHIFT))&SMC_VLLSCTRL_VLLSM_MASK)
bogdanm 0:9b334a45a8ff 12135 #define SMC_VLLSCTRL_PORPO_MASK 0x20u
bogdanm 0:9b334a45a8ff 12136 #define SMC_VLLSCTRL_PORPO_SHIFT 5
bogdanm 0:9b334a45a8ff 12137 /* PMSTAT Bit Fields */
bogdanm 0:9b334a45a8ff 12138 #define SMC_PMSTAT_PMSTAT_MASK 0x7Fu
bogdanm 0:9b334a45a8ff 12139 #define SMC_PMSTAT_PMSTAT_SHIFT 0
bogdanm 0:9b334a45a8ff 12140 #define SMC_PMSTAT_PMSTAT(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMSTAT_PMSTAT_SHIFT))&SMC_PMSTAT_PMSTAT_MASK)
bogdanm 0:9b334a45a8ff 12141
bogdanm 0:9b334a45a8ff 12142 /*!
bogdanm 0:9b334a45a8ff 12143 * @}
bogdanm 0:9b334a45a8ff 12144 */ /* end of group SMC_Register_Masks */
bogdanm 0:9b334a45a8ff 12145
bogdanm 0:9b334a45a8ff 12146
bogdanm 0:9b334a45a8ff 12147 /* SMC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 12148 /** Peripheral SMC base address */
bogdanm 0:9b334a45a8ff 12149 #define SMC_BASE (0x4007E000u)
bogdanm 0:9b334a45a8ff 12150 /** Peripheral SMC base pointer */
bogdanm 0:9b334a45a8ff 12151 #define SMC ((SMC_Type *)SMC_BASE)
bogdanm 0:9b334a45a8ff 12152 #define SMC_BASE_PTR (SMC)
bogdanm 0:9b334a45a8ff 12153 /** Array initializer of SMC peripheral base addresses */
bogdanm 0:9b334a45a8ff 12154 #define SMC_BASE_ADDRS { SMC_BASE }
bogdanm 0:9b334a45a8ff 12155 /** Array initializer of SMC peripheral base pointers */
bogdanm 0:9b334a45a8ff 12156 #define SMC_BASE_PTRS { SMC }
bogdanm 0:9b334a45a8ff 12157
bogdanm 0:9b334a45a8ff 12158 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12159 -- SMC - Register accessor macros
bogdanm 0:9b334a45a8ff 12160 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12161
bogdanm 0:9b334a45a8ff 12162 /*!
bogdanm 0:9b334a45a8ff 12163 * @addtogroup SMC_Register_Accessor_Macros SMC - Register accessor macros
bogdanm 0:9b334a45a8ff 12164 * @{
bogdanm 0:9b334a45a8ff 12165 */
bogdanm 0:9b334a45a8ff 12166
bogdanm 0:9b334a45a8ff 12167
bogdanm 0:9b334a45a8ff 12168 /* SMC - Register instance definitions */
bogdanm 0:9b334a45a8ff 12169 /* SMC */
bogdanm 0:9b334a45a8ff 12170 #define SMC_PMPROT SMC_PMPROT_REG(SMC)
bogdanm 0:9b334a45a8ff 12171 #define SMC_PMCTRL SMC_PMCTRL_REG(SMC)
bogdanm 0:9b334a45a8ff 12172 #define SMC_VLLSCTRL SMC_VLLSCTRL_REG(SMC)
bogdanm 0:9b334a45a8ff 12173 #define SMC_PMSTAT SMC_PMSTAT_REG(SMC)
bogdanm 0:9b334a45a8ff 12174
bogdanm 0:9b334a45a8ff 12175 /*!
bogdanm 0:9b334a45a8ff 12176 * @}
bogdanm 0:9b334a45a8ff 12177 */ /* end of group SMC_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 12178
bogdanm 0:9b334a45a8ff 12179
bogdanm 0:9b334a45a8ff 12180 /*!
bogdanm 0:9b334a45a8ff 12181 * @}
bogdanm 0:9b334a45a8ff 12182 */ /* end of group SMC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 12183
bogdanm 0:9b334a45a8ff 12184
bogdanm 0:9b334a45a8ff 12185 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12186 -- SPI Peripheral Access Layer
bogdanm 0:9b334a45a8ff 12187 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12188
bogdanm 0:9b334a45a8ff 12189 /*!
bogdanm 0:9b334a45a8ff 12190 * @addtogroup SPI_Peripheral_Access_Layer SPI Peripheral Access Layer
bogdanm 0:9b334a45a8ff 12191 * @{
bogdanm 0:9b334a45a8ff 12192 */
bogdanm 0:9b334a45a8ff 12193
bogdanm 0:9b334a45a8ff 12194 /** SPI - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 12195 typedef struct {
bogdanm 0:9b334a45a8ff 12196 __IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 12197 uint8_t RESERVED_0[4];
bogdanm 0:9b334a45a8ff 12198 __IO uint32_t TCR; /**< Transfer Count Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 12199 union { /* offset: 0xC */
bogdanm 0:9b334a45a8ff 12200 __IO uint32_t CTAR[2]; /**< Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 */
bogdanm 0:9b334a45a8ff 12201 __IO uint32_t CTAR_SLAVE[1]; /**< Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 */
bogdanm 0:9b334a45a8ff 12202 };
bogdanm 0:9b334a45a8ff 12203 uint8_t RESERVED_1[24];
bogdanm 0:9b334a45a8ff 12204 __IO uint32_t SR; /**< Status Register, offset: 0x2C */
bogdanm 0:9b334a45a8ff 12205 __IO uint32_t RSER; /**< DMA/Interrupt Request Select and Enable Register, offset: 0x30 */
bogdanm 0:9b334a45a8ff 12206 union { /* offset: 0x34 */
bogdanm 0:9b334a45a8ff 12207 __IO uint32_t PUSHR; /**< PUSH TX FIFO Register In Master Mode, offset: 0x34 */
bogdanm 0:9b334a45a8ff 12208 __IO uint32_t PUSHR_SLAVE; /**< PUSH TX FIFO Register In Slave Mode, offset: 0x34 */
bogdanm 0:9b334a45a8ff 12209 };
bogdanm 0:9b334a45a8ff 12210 __I uint32_t POPR; /**< POP RX FIFO Register, offset: 0x38 */
bogdanm 0:9b334a45a8ff 12211 __I uint32_t TXFR0; /**< Transmit FIFO Registers, offset: 0x3C */
bogdanm 0:9b334a45a8ff 12212 __I uint32_t TXFR1; /**< Transmit FIFO Registers, offset: 0x40 */
bogdanm 0:9b334a45a8ff 12213 __I uint32_t TXFR2; /**< Transmit FIFO Registers, offset: 0x44 */
bogdanm 0:9b334a45a8ff 12214 __I uint32_t TXFR3; /**< Transmit FIFO Registers, offset: 0x48 */
bogdanm 0:9b334a45a8ff 12215 uint8_t RESERVED_2[48];
bogdanm 0:9b334a45a8ff 12216 __I uint32_t RXFR0; /**< Receive FIFO Registers, offset: 0x7C */
bogdanm 0:9b334a45a8ff 12217 __I uint32_t RXFR1; /**< Receive FIFO Registers, offset: 0x80 */
bogdanm 0:9b334a45a8ff 12218 __I uint32_t RXFR2; /**< Receive FIFO Registers, offset: 0x84 */
bogdanm 0:9b334a45a8ff 12219 __I uint32_t RXFR3; /**< Receive FIFO Registers, offset: 0x88 */
bogdanm 0:9b334a45a8ff 12220 } SPI_Type, *SPI_MemMapPtr;
bogdanm 0:9b334a45a8ff 12221
bogdanm 0:9b334a45a8ff 12222 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12223 -- SPI - Register accessor macros
bogdanm 0:9b334a45a8ff 12224 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12225
bogdanm 0:9b334a45a8ff 12226 /*!
bogdanm 0:9b334a45a8ff 12227 * @addtogroup SPI_Register_Accessor_Macros SPI - Register accessor macros
bogdanm 0:9b334a45a8ff 12228 * @{
bogdanm 0:9b334a45a8ff 12229 */
bogdanm 0:9b334a45a8ff 12230
bogdanm 0:9b334a45a8ff 12231
bogdanm 0:9b334a45a8ff 12232 /* SPI - Register accessors */
bogdanm 0:9b334a45a8ff 12233 #define SPI_MCR_REG(base) ((base)->MCR)
bogdanm 0:9b334a45a8ff 12234 #define SPI_TCR_REG(base) ((base)->TCR)
bogdanm 0:9b334a45a8ff 12235 #define SPI_CTAR_REG(base,index2) ((base)->CTAR[index2])
bogdanm 0:9b334a45a8ff 12236 #define SPI_CTAR_SLAVE_REG(base,index2) ((base)->CTAR_SLAVE[index2])
bogdanm 0:9b334a45a8ff 12237 #define SPI_SR_REG(base) ((base)->SR)
bogdanm 0:9b334a45a8ff 12238 #define SPI_RSER_REG(base) ((base)->RSER)
bogdanm 0:9b334a45a8ff 12239 #define SPI_PUSHR_REG(base) ((base)->PUSHR)
bogdanm 0:9b334a45a8ff 12240 #define SPI_PUSHR_SLAVE_REG(base) ((base)->PUSHR_SLAVE)
bogdanm 0:9b334a45a8ff 12241 #define SPI_POPR_REG(base) ((base)->POPR)
bogdanm 0:9b334a45a8ff 12242 #define SPI_TXFR0_REG(base) ((base)->TXFR0)
bogdanm 0:9b334a45a8ff 12243 #define SPI_TXFR1_REG(base) ((base)->TXFR1)
bogdanm 0:9b334a45a8ff 12244 #define SPI_TXFR2_REG(base) ((base)->TXFR2)
bogdanm 0:9b334a45a8ff 12245 #define SPI_TXFR3_REG(base) ((base)->TXFR3)
bogdanm 0:9b334a45a8ff 12246 #define SPI_RXFR0_REG(base) ((base)->RXFR0)
bogdanm 0:9b334a45a8ff 12247 #define SPI_RXFR1_REG(base) ((base)->RXFR1)
bogdanm 0:9b334a45a8ff 12248 #define SPI_RXFR2_REG(base) ((base)->RXFR2)
bogdanm 0:9b334a45a8ff 12249 #define SPI_RXFR3_REG(base) ((base)->RXFR3)
bogdanm 0:9b334a45a8ff 12250
bogdanm 0:9b334a45a8ff 12251 /*!
bogdanm 0:9b334a45a8ff 12252 * @}
bogdanm 0:9b334a45a8ff 12253 */ /* end of group SPI_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 12254
bogdanm 0:9b334a45a8ff 12255
bogdanm 0:9b334a45a8ff 12256 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12257 -- SPI Register Masks
bogdanm 0:9b334a45a8ff 12258 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12259
bogdanm 0:9b334a45a8ff 12260 /*!
bogdanm 0:9b334a45a8ff 12261 * @addtogroup SPI_Register_Masks SPI Register Masks
bogdanm 0:9b334a45a8ff 12262 * @{
bogdanm 0:9b334a45a8ff 12263 */
bogdanm 0:9b334a45a8ff 12264
bogdanm 0:9b334a45a8ff 12265 /* MCR Bit Fields */
bogdanm 0:9b334a45a8ff 12266 #define SPI_MCR_HALT_MASK 0x1u
bogdanm 0:9b334a45a8ff 12267 #define SPI_MCR_HALT_SHIFT 0
bogdanm 0:9b334a45a8ff 12268 #define SPI_MCR_SMPL_PT_MASK 0x300u
bogdanm 0:9b334a45a8ff 12269 #define SPI_MCR_SMPL_PT_SHIFT 8
bogdanm 0:9b334a45a8ff 12270 #define SPI_MCR_SMPL_PT(x) (((uint32_t)(((uint32_t)(x))<<SPI_MCR_SMPL_PT_SHIFT))&SPI_MCR_SMPL_PT_MASK)
bogdanm 0:9b334a45a8ff 12271 #define SPI_MCR_CLR_RXF_MASK 0x400u
bogdanm 0:9b334a45a8ff 12272 #define SPI_MCR_CLR_RXF_SHIFT 10
bogdanm 0:9b334a45a8ff 12273 #define SPI_MCR_CLR_TXF_MASK 0x800u
bogdanm 0:9b334a45a8ff 12274 #define SPI_MCR_CLR_TXF_SHIFT 11
bogdanm 0:9b334a45a8ff 12275 #define SPI_MCR_DIS_RXF_MASK 0x1000u
bogdanm 0:9b334a45a8ff 12276 #define SPI_MCR_DIS_RXF_SHIFT 12
bogdanm 0:9b334a45a8ff 12277 #define SPI_MCR_DIS_TXF_MASK 0x2000u
bogdanm 0:9b334a45a8ff 12278 #define SPI_MCR_DIS_TXF_SHIFT 13
bogdanm 0:9b334a45a8ff 12279 #define SPI_MCR_MDIS_MASK 0x4000u
bogdanm 0:9b334a45a8ff 12280 #define SPI_MCR_MDIS_SHIFT 14
bogdanm 0:9b334a45a8ff 12281 #define SPI_MCR_DOZE_MASK 0x8000u
bogdanm 0:9b334a45a8ff 12282 #define SPI_MCR_DOZE_SHIFT 15
bogdanm 0:9b334a45a8ff 12283 #define SPI_MCR_PCSIS_MASK 0x3F0000u
bogdanm 0:9b334a45a8ff 12284 #define SPI_MCR_PCSIS_SHIFT 16
bogdanm 0:9b334a45a8ff 12285 #define SPI_MCR_PCSIS(x) (((uint32_t)(((uint32_t)(x))<<SPI_MCR_PCSIS_SHIFT))&SPI_MCR_PCSIS_MASK)
bogdanm 0:9b334a45a8ff 12286 #define SPI_MCR_ROOE_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 12287 #define SPI_MCR_ROOE_SHIFT 24
bogdanm 0:9b334a45a8ff 12288 #define SPI_MCR_PCSSE_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 12289 #define SPI_MCR_PCSSE_SHIFT 25
bogdanm 0:9b334a45a8ff 12290 #define SPI_MCR_MTFE_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 12291 #define SPI_MCR_MTFE_SHIFT 26
bogdanm 0:9b334a45a8ff 12292 #define SPI_MCR_FRZ_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 12293 #define SPI_MCR_FRZ_SHIFT 27
bogdanm 0:9b334a45a8ff 12294 #define SPI_MCR_DCONF_MASK 0x30000000u
bogdanm 0:9b334a45a8ff 12295 #define SPI_MCR_DCONF_SHIFT 28
bogdanm 0:9b334a45a8ff 12296 #define SPI_MCR_DCONF(x) (((uint32_t)(((uint32_t)(x))<<SPI_MCR_DCONF_SHIFT))&SPI_MCR_DCONF_MASK)
bogdanm 0:9b334a45a8ff 12297 #define SPI_MCR_CONT_SCKE_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 12298 #define SPI_MCR_CONT_SCKE_SHIFT 30
bogdanm 0:9b334a45a8ff 12299 #define SPI_MCR_MSTR_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 12300 #define SPI_MCR_MSTR_SHIFT 31
bogdanm 0:9b334a45a8ff 12301 /* TCR Bit Fields */
bogdanm 0:9b334a45a8ff 12302 #define SPI_TCR_SPI_TCNT_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 12303 #define SPI_TCR_SPI_TCNT_SHIFT 16
bogdanm 0:9b334a45a8ff 12304 #define SPI_TCR_SPI_TCNT(x) (((uint32_t)(((uint32_t)(x))<<SPI_TCR_SPI_TCNT_SHIFT))&SPI_TCR_SPI_TCNT_MASK)
bogdanm 0:9b334a45a8ff 12305 /* CTAR Bit Fields */
bogdanm 0:9b334a45a8ff 12306 #define SPI_CTAR_BR_MASK 0xFu
bogdanm 0:9b334a45a8ff 12307 #define SPI_CTAR_BR_SHIFT 0
bogdanm 0:9b334a45a8ff 12308 #define SPI_CTAR_BR(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_BR_SHIFT))&SPI_CTAR_BR_MASK)
bogdanm 0:9b334a45a8ff 12309 #define SPI_CTAR_DT_MASK 0xF0u
bogdanm 0:9b334a45a8ff 12310 #define SPI_CTAR_DT_SHIFT 4
bogdanm 0:9b334a45a8ff 12311 #define SPI_CTAR_DT(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_DT_SHIFT))&SPI_CTAR_DT_MASK)
bogdanm 0:9b334a45a8ff 12312 #define SPI_CTAR_ASC_MASK 0xF00u
bogdanm 0:9b334a45a8ff 12313 #define SPI_CTAR_ASC_SHIFT 8
bogdanm 0:9b334a45a8ff 12314 #define SPI_CTAR_ASC(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_ASC_SHIFT))&SPI_CTAR_ASC_MASK)
bogdanm 0:9b334a45a8ff 12315 #define SPI_CTAR_CSSCK_MASK 0xF000u
bogdanm 0:9b334a45a8ff 12316 #define SPI_CTAR_CSSCK_SHIFT 12
bogdanm 0:9b334a45a8ff 12317 #define SPI_CTAR_CSSCK(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_CSSCK_SHIFT))&SPI_CTAR_CSSCK_MASK)
bogdanm 0:9b334a45a8ff 12318 #define SPI_CTAR_PBR_MASK 0x30000u
bogdanm 0:9b334a45a8ff 12319 #define SPI_CTAR_PBR_SHIFT 16
bogdanm 0:9b334a45a8ff 12320 #define SPI_CTAR_PBR(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PBR_SHIFT))&SPI_CTAR_PBR_MASK)
bogdanm 0:9b334a45a8ff 12321 #define SPI_CTAR_PDT_MASK 0xC0000u
bogdanm 0:9b334a45a8ff 12322 #define SPI_CTAR_PDT_SHIFT 18
bogdanm 0:9b334a45a8ff 12323 #define SPI_CTAR_PDT(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PDT_SHIFT))&SPI_CTAR_PDT_MASK)
bogdanm 0:9b334a45a8ff 12324 #define SPI_CTAR_PASC_MASK 0x300000u
bogdanm 0:9b334a45a8ff 12325 #define SPI_CTAR_PASC_SHIFT 20
bogdanm 0:9b334a45a8ff 12326 #define SPI_CTAR_PASC(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PASC_SHIFT))&SPI_CTAR_PASC_MASK)
bogdanm 0:9b334a45a8ff 12327 #define SPI_CTAR_PCSSCK_MASK 0xC00000u
bogdanm 0:9b334a45a8ff 12328 #define SPI_CTAR_PCSSCK_SHIFT 22
bogdanm 0:9b334a45a8ff 12329 #define SPI_CTAR_PCSSCK(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PCSSCK_SHIFT))&SPI_CTAR_PCSSCK_MASK)
bogdanm 0:9b334a45a8ff 12330 #define SPI_CTAR_LSBFE_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 12331 #define SPI_CTAR_LSBFE_SHIFT 24
bogdanm 0:9b334a45a8ff 12332 #define SPI_CTAR_CPHA_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 12333 #define SPI_CTAR_CPHA_SHIFT 25
bogdanm 0:9b334a45a8ff 12334 #define SPI_CTAR_CPOL_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 12335 #define SPI_CTAR_CPOL_SHIFT 26
bogdanm 0:9b334a45a8ff 12336 #define SPI_CTAR_FMSZ_MASK 0x78000000u
bogdanm 0:9b334a45a8ff 12337 #define SPI_CTAR_FMSZ_SHIFT 27
bogdanm 0:9b334a45a8ff 12338 #define SPI_CTAR_FMSZ(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_FMSZ_SHIFT))&SPI_CTAR_FMSZ_MASK)
bogdanm 0:9b334a45a8ff 12339 #define SPI_CTAR_DBR_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 12340 #define SPI_CTAR_DBR_SHIFT 31
bogdanm 0:9b334a45a8ff 12341 /* CTAR_SLAVE Bit Fields */
bogdanm 0:9b334a45a8ff 12342 #define SPI_CTAR_SLAVE_CPHA_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 12343 #define SPI_CTAR_SLAVE_CPHA_SHIFT 25
bogdanm 0:9b334a45a8ff 12344 #define SPI_CTAR_SLAVE_CPOL_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 12345 #define SPI_CTAR_SLAVE_CPOL_SHIFT 26
bogdanm 0:9b334a45a8ff 12346 #define SPI_CTAR_SLAVE_FMSZ_MASK 0xF8000000u
bogdanm 0:9b334a45a8ff 12347 #define SPI_CTAR_SLAVE_FMSZ_SHIFT 27
bogdanm 0:9b334a45a8ff 12348 #define SPI_CTAR_SLAVE_FMSZ(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_SLAVE_FMSZ_SHIFT))&SPI_CTAR_SLAVE_FMSZ_MASK)
bogdanm 0:9b334a45a8ff 12349 /* SR Bit Fields */
bogdanm 0:9b334a45a8ff 12350 #define SPI_SR_POPNXTPTR_MASK 0xFu
bogdanm 0:9b334a45a8ff 12351 #define SPI_SR_POPNXTPTR_SHIFT 0
bogdanm 0:9b334a45a8ff 12352 #define SPI_SR_POPNXTPTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_POPNXTPTR_SHIFT))&SPI_SR_POPNXTPTR_MASK)
bogdanm 0:9b334a45a8ff 12353 #define SPI_SR_RXCTR_MASK 0xF0u
bogdanm 0:9b334a45a8ff 12354 #define SPI_SR_RXCTR_SHIFT 4
bogdanm 0:9b334a45a8ff 12355 #define SPI_SR_RXCTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_RXCTR_SHIFT))&SPI_SR_RXCTR_MASK)
bogdanm 0:9b334a45a8ff 12356 #define SPI_SR_TXNXTPTR_MASK 0xF00u
bogdanm 0:9b334a45a8ff 12357 #define SPI_SR_TXNXTPTR_SHIFT 8
bogdanm 0:9b334a45a8ff 12358 #define SPI_SR_TXNXTPTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_TXNXTPTR_SHIFT))&SPI_SR_TXNXTPTR_MASK)
bogdanm 0:9b334a45a8ff 12359 #define SPI_SR_TXCTR_MASK 0xF000u
bogdanm 0:9b334a45a8ff 12360 #define SPI_SR_TXCTR_SHIFT 12
bogdanm 0:9b334a45a8ff 12361 #define SPI_SR_TXCTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_TXCTR_SHIFT))&SPI_SR_TXCTR_MASK)
bogdanm 0:9b334a45a8ff 12362 #define SPI_SR_RFDF_MASK 0x20000u
bogdanm 0:9b334a45a8ff 12363 #define SPI_SR_RFDF_SHIFT 17
bogdanm 0:9b334a45a8ff 12364 #define SPI_SR_RFOF_MASK 0x80000u
bogdanm 0:9b334a45a8ff 12365 #define SPI_SR_RFOF_SHIFT 19
bogdanm 0:9b334a45a8ff 12366 #define SPI_SR_TFFF_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 12367 #define SPI_SR_TFFF_SHIFT 25
bogdanm 0:9b334a45a8ff 12368 #define SPI_SR_TFUF_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 12369 #define SPI_SR_TFUF_SHIFT 27
bogdanm 0:9b334a45a8ff 12370 #define SPI_SR_EOQF_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 12371 #define SPI_SR_EOQF_SHIFT 28
bogdanm 0:9b334a45a8ff 12372 #define SPI_SR_TXRXS_MASK 0x40000000u
bogdanm 0:9b334a45a8ff 12373 #define SPI_SR_TXRXS_SHIFT 30
bogdanm 0:9b334a45a8ff 12374 #define SPI_SR_TCF_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 12375 #define SPI_SR_TCF_SHIFT 31
bogdanm 0:9b334a45a8ff 12376 /* RSER Bit Fields */
bogdanm 0:9b334a45a8ff 12377 #define SPI_RSER_RFDF_DIRS_MASK 0x10000u
bogdanm 0:9b334a45a8ff 12378 #define SPI_RSER_RFDF_DIRS_SHIFT 16
bogdanm 0:9b334a45a8ff 12379 #define SPI_RSER_RFDF_RE_MASK 0x20000u
bogdanm 0:9b334a45a8ff 12380 #define SPI_RSER_RFDF_RE_SHIFT 17
bogdanm 0:9b334a45a8ff 12381 #define SPI_RSER_RFOF_RE_MASK 0x80000u
bogdanm 0:9b334a45a8ff 12382 #define SPI_RSER_RFOF_RE_SHIFT 19
bogdanm 0:9b334a45a8ff 12383 #define SPI_RSER_TFFF_DIRS_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 12384 #define SPI_RSER_TFFF_DIRS_SHIFT 24
bogdanm 0:9b334a45a8ff 12385 #define SPI_RSER_TFFF_RE_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 12386 #define SPI_RSER_TFFF_RE_SHIFT 25
bogdanm 0:9b334a45a8ff 12387 #define SPI_RSER_TFUF_RE_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 12388 #define SPI_RSER_TFUF_RE_SHIFT 27
bogdanm 0:9b334a45a8ff 12389 #define SPI_RSER_EOQF_RE_MASK 0x10000000u
bogdanm 0:9b334a45a8ff 12390 #define SPI_RSER_EOQF_RE_SHIFT 28
bogdanm 0:9b334a45a8ff 12391 #define SPI_RSER_TCF_RE_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 12392 #define SPI_RSER_TCF_RE_SHIFT 31
bogdanm 0:9b334a45a8ff 12393 /* PUSHR Bit Fields */
bogdanm 0:9b334a45a8ff 12394 #define SPI_PUSHR_TXDATA_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 12395 #define SPI_PUSHR_TXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12396 #define SPI_PUSHR_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_TXDATA_SHIFT))&SPI_PUSHR_TXDATA_MASK)
bogdanm 0:9b334a45a8ff 12397 #define SPI_PUSHR_PCS_MASK 0x3F0000u
bogdanm 0:9b334a45a8ff 12398 #define SPI_PUSHR_PCS_SHIFT 16
bogdanm 0:9b334a45a8ff 12399 #define SPI_PUSHR_PCS(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_PCS_SHIFT))&SPI_PUSHR_PCS_MASK)
bogdanm 0:9b334a45a8ff 12400 #define SPI_PUSHR_CTCNT_MASK 0x4000000u
bogdanm 0:9b334a45a8ff 12401 #define SPI_PUSHR_CTCNT_SHIFT 26
bogdanm 0:9b334a45a8ff 12402 #define SPI_PUSHR_EOQ_MASK 0x8000000u
bogdanm 0:9b334a45a8ff 12403 #define SPI_PUSHR_EOQ_SHIFT 27
bogdanm 0:9b334a45a8ff 12404 #define SPI_PUSHR_CTAS_MASK 0x70000000u
bogdanm 0:9b334a45a8ff 12405 #define SPI_PUSHR_CTAS_SHIFT 28
bogdanm 0:9b334a45a8ff 12406 #define SPI_PUSHR_CTAS(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_CTAS_SHIFT))&SPI_PUSHR_CTAS_MASK)
bogdanm 0:9b334a45a8ff 12407 #define SPI_PUSHR_CONT_MASK 0x80000000u
bogdanm 0:9b334a45a8ff 12408 #define SPI_PUSHR_CONT_SHIFT 31
bogdanm 0:9b334a45a8ff 12409 /* PUSHR_SLAVE Bit Fields */
bogdanm 0:9b334a45a8ff 12410 #define SPI_PUSHR_SLAVE_TXDATA_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 12411 #define SPI_PUSHR_SLAVE_TXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12412 #define SPI_PUSHR_SLAVE_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_SLAVE_TXDATA_SHIFT))&SPI_PUSHR_SLAVE_TXDATA_MASK)
bogdanm 0:9b334a45a8ff 12413 /* POPR Bit Fields */
bogdanm 0:9b334a45a8ff 12414 #define SPI_POPR_RXDATA_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 12415 #define SPI_POPR_RXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12416 #define SPI_POPR_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_POPR_RXDATA_SHIFT))&SPI_POPR_RXDATA_MASK)
bogdanm 0:9b334a45a8ff 12417 /* TXFR0 Bit Fields */
bogdanm 0:9b334a45a8ff 12418 #define SPI_TXFR0_TXDATA_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 12419 #define SPI_TXFR0_TXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12420 #define SPI_TXFR0_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR0_TXDATA_SHIFT))&SPI_TXFR0_TXDATA_MASK)
bogdanm 0:9b334a45a8ff 12421 #define SPI_TXFR0_TXCMD_TXDATA_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 12422 #define SPI_TXFR0_TXCMD_TXDATA_SHIFT 16
bogdanm 0:9b334a45a8ff 12423 #define SPI_TXFR0_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR0_TXCMD_TXDATA_SHIFT))&SPI_TXFR0_TXCMD_TXDATA_MASK)
bogdanm 0:9b334a45a8ff 12424 /* TXFR1 Bit Fields */
bogdanm 0:9b334a45a8ff 12425 #define SPI_TXFR1_TXDATA_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 12426 #define SPI_TXFR1_TXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12427 #define SPI_TXFR1_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR1_TXDATA_SHIFT))&SPI_TXFR1_TXDATA_MASK)
bogdanm 0:9b334a45a8ff 12428 #define SPI_TXFR1_TXCMD_TXDATA_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 12429 #define SPI_TXFR1_TXCMD_TXDATA_SHIFT 16
bogdanm 0:9b334a45a8ff 12430 #define SPI_TXFR1_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR1_TXCMD_TXDATA_SHIFT))&SPI_TXFR1_TXCMD_TXDATA_MASK)
bogdanm 0:9b334a45a8ff 12431 /* TXFR2 Bit Fields */
bogdanm 0:9b334a45a8ff 12432 #define SPI_TXFR2_TXDATA_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 12433 #define SPI_TXFR2_TXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12434 #define SPI_TXFR2_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR2_TXDATA_SHIFT))&SPI_TXFR2_TXDATA_MASK)
bogdanm 0:9b334a45a8ff 12435 #define SPI_TXFR2_TXCMD_TXDATA_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 12436 #define SPI_TXFR2_TXCMD_TXDATA_SHIFT 16
bogdanm 0:9b334a45a8ff 12437 #define SPI_TXFR2_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR2_TXCMD_TXDATA_SHIFT))&SPI_TXFR2_TXCMD_TXDATA_MASK)
bogdanm 0:9b334a45a8ff 12438 /* TXFR3 Bit Fields */
bogdanm 0:9b334a45a8ff 12439 #define SPI_TXFR3_TXDATA_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 12440 #define SPI_TXFR3_TXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12441 #define SPI_TXFR3_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR3_TXDATA_SHIFT))&SPI_TXFR3_TXDATA_MASK)
bogdanm 0:9b334a45a8ff 12442 #define SPI_TXFR3_TXCMD_TXDATA_MASK 0xFFFF0000u
bogdanm 0:9b334a45a8ff 12443 #define SPI_TXFR3_TXCMD_TXDATA_SHIFT 16
bogdanm 0:9b334a45a8ff 12444 #define SPI_TXFR3_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR3_TXCMD_TXDATA_SHIFT))&SPI_TXFR3_TXCMD_TXDATA_MASK)
bogdanm 0:9b334a45a8ff 12445 /* RXFR0 Bit Fields */
bogdanm 0:9b334a45a8ff 12446 #define SPI_RXFR0_RXDATA_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 12447 #define SPI_RXFR0_RXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12448 #define SPI_RXFR0_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR0_RXDATA_SHIFT))&SPI_RXFR0_RXDATA_MASK)
bogdanm 0:9b334a45a8ff 12449 /* RXFR1 Bit Fields */
bogdanm 0:9b334a45a8ff 12450 #define SPI_RXFR1_RXDATA_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 12451 #define SPI_RXFR1_RXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12452 #define SPI_RXFR1_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR1_RXDATA_SHIFT))&SPI_RXFR1_RXDATA_MASK)
bogdanm 0:9b334a45a8ff 12453 /* RXFR2 Bit Fields */
bogdanm 0:9b334a45a8ff 12454 #define SPI_RXFR2_RXDATA_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 12455 #define SPI_RXFR2_RXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12456 #define SPI_RXFR2_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR2_RXDATA_SHIFT))&SPI_RXFR2_RXDATA_MASK)
bogdanm 0:9b334a45a8ff 12457 /* RXFR3 Bit Fields */
bogdanm 0:9b334a45a8ff 12458 #define SPI_RXFR3_RXDATA_MASK 0xFFFFFFFFu
bogdanm 0:9b334a45a8ff 12459 #define SPI_RXFR3_RXDATA_SHIFT 0
bogdanm 0:9b334a45a8ff 12460 #define SPI_RXFR3_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR3_RXDATA_SHIFT))&SPI_RXFR3_RXDATA_MASK)
bogdanm 0:9b334a45a8ff 12461
bogdanm 0:9b334a45a8ff 12462 /*!
bogdanm 0:9b334a45a8ff 12463 * @}
bogdanm 0:9b334a45a8ff 12464 */ /* end of group SPI_Register_Masks */
bogdanm 0:9b334a45a8ff 12465
bogdanm 0:9b334a45a8ff 12466
bogdanm 0:9b334a45a8ff 12467 /* SPI - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 12468 /** Peripheral SPI0 base address */
bogdanm 0:9b334a45a8ff 12469 #define SPI0_BASE (0x4002C000u)
bogdanm 0:9b334a45a8ff 12470 /** Peripheral SPI0 base pointer */
bogdanm 0:9b334a45a8ff 12471 #define SPI0 ((SPI_Type *)SPI0_BASE)
bogdanm 0:9b334a45a8ff 12472 #define SPI0_BASE_PTR (SPI0)
bogdanm 0:9b334a45a8ff 12473 /** Peripheral SPI1 base address */
bogdanm 0:9b334a45a8ff 12474 #define SPI1_BASE (0x4002D000u)
bogdanm 0:9b334a45a8ff 12475 /** Peripheral SPI1 base pointer */
bogdanm 0:9b334a45a8ff 12476 #define SPI1 ((SPI_Type *)SPI1_BASE)
bogdanm 0:9b334a45a8ff 12477 #define SPI1_BASE_PTR (SPI1)
bogdanm 0:9b334a45a8ff 12478 /** Peripheral SPI2 base address */
bogdanm 0:9b334a45a8ff 12479 #define SPI2_BASE (0x400AC000u)
bogdanm 0:9b334a45a8ff 12480 /** Peripheral SPI2 base pointer */
bogdanm 0:9b334a45a8ff 12481 #define SPI2 ((SPI_Type *)SPI2_BASE)
bogdanm 0:9b334a45a8ff 12482 #define SPI2_BASE_PTR (SPI2)
bogdanm 0:9b334a45a8ff 12483 /** Array initializer of SPI peripheral base addresses */
bogdanm 0:9b334a45a8ff 12484 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE, SPI2_BASE }
bogdanm 0:9b334a45a8ff 12485 /** Array initializer of SPI peripheral base pointers */
bogdanm 0:9b334a45a8ff 12486 #define SPI_BASE_PTRS { SPI0, SPI1, SPI2 }
bogdanm 0:9b334a45a8ff 12487 /** Interrupt vectors for the SPI peripheral type */
bogdanm 0:9b334a45a8ff 12488 #define SPI_IRQS { SPI0_IRQn, SPI1_IRQn, SPI2_IRQn }
bogdanm 0:9b334a45a8ff 12489
bogdanm 0:9b334a45a8ff 12490 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12491 -- SPI - Register accessor macros
bogdanm 0:9b334a45a8ff 12492 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12493
bogdanm 0:9b334a45a8ff 12494 /*!
bogdanm 0:9b334a45a8ff 12495 * @addtogroup SPI_Register_Accessor_Macros SPI - Register accessor macros
bogdanm 0:9b334a45a8ff 12496 * @{
bogdanm 0:9b334a45a8ff 12497 */
bogdanm 0:9b334a45a8ff 12498
bogdanm 0:9b334a45a8ff 12499
bogdanm 0:9b334a45a8ff 12500 /* SPI - Register instance definitions */
bogdanm 0:9b334a45a8ff 12501 /* SPI0 */
bogdanm 0:9b334a45a8ff 12502 #define SPI0_MCR SPI_MCR_REG(SPI0)
bogdanm 0:9b334a45a8ff 12503 #define SPI0_TCR SPI_TCR_REG(SPI0)
bogdanm 0:9b334a45a8ff 12504 #define SPI0_CTAR0 SPI_CTAR_REG(SPI0,0)
bogdanm 0:9b334a45a8ff 12505 #define SPI0_CTAR0_SLAVE SPI_CTAR_SLAVE_REG(SPI0,0)
bogdanm 0:9b334a45a8ff 12506 #define SPI0_CTAR1 SPI_CTAR_REG(SPI0,1)
bogdanm 0:9b334a45a8ff 12507 #define SPI0_SR SPI_SR_REG(SPI0)
bogdanm 0:9b334a45a8ff 12508 #define SPI0_RSER SPI_RSER_REG(SPI0)
bogdanm 0:9b334a45a8ff 12509 #define SPI0_PUSHR SPI_PUSHR_REG(SPI0)
bogdanm 0:9b334a45a8ff 12510 #define SPI0_PUSHR_SLAVE SPI_PUSHR_SLAVE_REG(SPI0)
bogdanm 0:9b334a45a8ff 12511 #define SPI0_POPR SPI_POPR_REG(SPI0)
bogdanm 0:9b334a45a8ff 12512 #define SPI0_TXFR0 SPI_TXFR0_REG(SPI0)
bogdanm 0:9b334a45a8ff 12513 #define SPI0_TXFR1 SPI_TXFR1_REG(SPI0)
bogdanm 0:9b334a45a8ff 12514 #define SPI0_TXFR2 SPI_TXFR2_REG(SPI0)
bogdanm 0:9b334a45a8ff 12515 #define SPI0_TXFR3 SPI_TXFR3_REG(SPI0)
bogdanm 0:9b334a45a8ff 12516 #define SPI0_RXFR0 SPI_RXFR0_REG(SPI0)
bogdanm 0:9b334a45a8ff 12517 #define SPI0_RXFR1 SPI_RXFR1_REG(SPI0)
bogdanm 0:9b334a45a8ff 12518 #define SPI0_RXFR2 SPI_RXFR2_REG(SPI0)
bogdanm 0:9b334a45a8ff 12519 #define SPI0_RXFR3 SPI_RXFR3_REG(SPI0)
bogdanm 0:9b334a45a8ff 12520 /* SPI1 */
bogdanm 0:9b334a45a8ff 12521 #define SPI1_MCR SPI_MCR_REG(SPI1)
bogdanm 0:9b334a45a8ff 12522 #define SPI1_TCR SPI_TCR_REG(SPI1)
bogdanm 0:9b334a45a8ff 12523 #define SPI1_CTAR0 SPI_CTAR_REG(SPI1,0)
bogdanm 0:9b334a45a8ff 12524 #define SPI1_CTAR0_SLAVE SPI_CTAR_SLAVE_REG(SPI1,0)
bogdanm 0:9b334a45a8ff 12525 #define SPI1_CTAR1 SPI_CTAR_REG(SPI1,1)
bogdanm 0:9b334a45a8ff 12526 #define SPI1_SR SPI_SR_REG(SPI1)
bogdanm 0:9b334a45a8ff 12527 #define SPI1_RSER SPI_RSER_REG(SPI1)
bogdanm 0:9b334a45a8ff 12528 #define SPI1_PUSHR SPI_PUSHR_REG(SPI1)
bogdanm 0:9b334a45a8ff 12529 #define SPI1_PUSHR_SLAVE SPI_PUSHR_SLAVE_REG(SPI1)
bogdanm 0:9b334a45a8ff 12530 #define SPI1_POPR SPI_POPR_REG(SPI1)
bogdanm 0:9b334a45a8ff 12531 #define SPI1_TXFR0 SPI_TXFR0_REG(SPI1)
bogdanm 0:9b334a45a8ff 12532 #define SPI1_TXFR1 SPI_TXFR1_REG(SPI1)
bogdanm 0:9b334a45a8ff 12533 #define SPI1_TXFR2 SPI_TXFR2_REG(SPI1)
bogdanm 0:9b334a45a8ff 12534 #define SPI1_TXFR3 SPI_TXFR3_REG(SPI1)
bogdanm 0:9b334a45a8ff 12535 #define SPI1_RXFR0 SPI_RXFR0_REG(SPI1)
bogdanm 0:9b334a45a8ff 12536 #define SPI1_RXFR1 SPI_RXFR1_REG(SPI1)
bogdanm 0:9b334a45a8ff 12537 #define SPI1_RXFR2 SPI_RXFR2_REG(SPI1)
bogdanm 0:9b334a45a8ff 12538 #define SPI1_RXFR3 SPI_RXFR3_REG(SPI1)
bogdanm 0:9b334a45a8ff 12539 /* SPI2 */
bogdanm 0:9b334a45a8ff 12540 #define SPI2_MCR SPI_MCR_REG(SPI2)
bogdanm 0:9b334a45a8ff 12541 #define SPI2_TCR SPI_TCR_REG(SPI2)
bogdanm 0:9b334a45a8ff 12542 #define SPI2_CTAR0 SPI_CTAR_REG(SPI2,0)
bogdanm 0:9b334a45a8ff 12543 #define SPI2_CTAR0_SLAVE SPI_CTAR_SLAVE_REG(SPI2,0)
bogdanm 0:9b334a45a8ff 12544 #define SPI2_CTAR1 SPI_CTAR_REG(SPI2,1)
bogdanm 0:9b334a45a8ff 12545 #define SPI2_SR SPI_SR_REG(SPI2)
bogdanm 0:9b334a45a8ff 12546 #define SPI2_RSER SPI_RSER_REG(SPI2)
bogdanm 0:9b334a45a8ff 12547 #define SPI2_PUSHR SPI_PUSHR_REG(SPI2)
bogdanm 0:9b334a45a8ff 12548 #define SPI2_PUSHR_SLAVE SPI_PUSHR_SLAVE_REG(SPI2)
bogdanm 0:9b334a45a8ff 12549 #define SPI2_POPR SPI_POPR_REG(SPI2)
bogdanm 0:9b334a45a8ff 12550 #define SPI2_TXFR0 SPI_TXFR0_REG(SPI2)
bogdanm 0:9b334a45a8ff 12551 #define SPI2_TXFR1 SPI_TXFR1_REG(SPI2)
bogdanm 0:9b334a45a8ff 12552 #define SPI2_TXFR2 SPI_TXFR2_REG(SPI2)
bogdanm 0:9b334a45a8ff 12553 #define SPI2_TXFR3 SPI_TXFR3_REG(SPI2)
bogdanm 0:9b334a45a8ff 12554 #define SPI2_RXFR0 SPI_RXFR0_REG(SPI2)
bogdanm 0:9b334a45a8ff 12555 #define SPI2_RXFR1 SPI_RXFR1_REG(SPI2)
bogdanm 0:9b334a45a8ff 12556 #define SPI2_RXFR2 SPI_RXFR2_REG(SPI2)
bogdanm 0:9b334a45a8ff 12557 #define SPI2_RXFR3 SPI_RXFR3_REG(SPI2)
bogdanm 0:9b334a45a8ff 12558
bogdanm 0:9b334a45a8ff 12559 /* SPI - Register array accessors */
bogdanm 0:9b334a45a8ff 12560 #define SPI0_CTAR(index2) SPI_CTAR_REG(SPI0,index2)
bogdanm 0:9b334a45a8ff 12561 #define SPI1_CTAR(index2) SPI_CTAR_REG(SPI1,index2)
bogdanm 0:9b334a45a8ff 12562 #define SPI2_CTAR(index2) SPI_CTAR_REG(SPI2,index2)
bogdanm 0:9b334a45a8ff 12563 #define SPI0_CTAR_SLAVE(index2) SPI_CTAR_SLAVE_REG(SPI0,index2)
bogdanm 0:9b334a45a8ff 12564 #define SPI1_CTAR_SLAVE(index2) SPI_CTAR_SLAVE_REG(SPI1,index2)
bogdanm 0:9b334a45a8ff 12565 #define SPI2_CTAR_SLAVE(index2) SPI_CTAR_SLAVE_REG(SPI2,index2)
bogdanm 0:9b334a45a8ff 12566
bogdanm 0:9b334a45a8ff 12567 /*!
bogdanm 0:9b334a45a8ff 12568 * @}
bogdanm 0:9b334a45a8ff 12569 */ /* end of group SPI_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 12570
bogdanm 0:9b334a45a8ff 12571
bogdanm 0:9b334a45a8ff 12572 /*!
bogdanm 0:9b334a45a8ff 12573 * @}
bogdanm 0:9b334a45a8ff 12574 */ /* end of group SPI_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 12575
bogdanm 0:9b334a45a8ff 12576
bogdanm 0:9b334a45a8ff 12577 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12578 -- UART Peripheral Access Layer
bogdanm 0:9b334a45a8ff 12579 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12580
bogdanm 0:9b334a45a8ff 12581 /*!
bogdanm 0:9b334a45a8ff 12582 * @addtogroup UART_Peripheral_Access_Layer UART Peripheral Access Layer
bogdanm 0:9b334a45a8ff 12583 * @{
bogdanm 0:9b334a45a8ff 12584 */
bogdanm 0:9b334a45a8ff 12585
bogdanm 0:9b334a45a8ff 12586 /** UART - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 12587 typedef struct {
bogdanm 0:9b334a45a8ff 12588 __IO uint8_t BDH; /**< UART Baud Rate Registers: High, offset: 0x0 */
bogdanm 0:9b334a45a8ff 12589 __IO uint8_t BDL; /**< UART Baud Rate Registers: Low, offset: 0x1 */
bogdanm 0:9b334a45a8ff 12590 __IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
bogdanm 0:9b334a45a8ff 12591 __IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
bogdanm 0:9b334a45a8ff 12592 __I uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
bogdanm 0:9b334a45a8ff 12593 __IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
bogdanm 0:9b334a45a8ff 12594 __IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
bogdanm 0:9b334a45a8ff 12595 __IO uint8_t D; /**< UART Data Register, offset: 0x7 */
bogdanm 0:9b334a45a8ff 12596 __IO uint8_t MA1; /**< UART Match Address Registers 1, offset: 0x8 */
bogdanm 0:9b334a45a8ff 12597 __IO uint8_t MA2; /**< UART Match Address Registers 2, offset: 0x9 */
bogdanm 0:9b334a45a8ff 12598 __IO uint8_t C4; /**< UART Control Register 4, offset: 0xA */
bogdanm 0:9b334a45a8ff 12599 __IO uint8_t C5; /**< UART Control Register 5, offset: 0xB */
bogdanm 0:9b334a45a8ff 12600 __I uint8_t ED; /**< UART Extended Data Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 12601 __IO uint8_t MODEM; /**< UART Modem Register, offset: 0xD */
bogdanm 0:9b334a45a8ff 12602 __IO uint8_t IR; /**< UART Infrared Register, offset: 0xE */
bogdanm 0:9b334a45a8ff 12603 uint8_t RESERVED_0[1];
bogdanm 0:9b334a45a8ff 12604 __IO uint8_t PFIFO; /**< UART FIFO Parameters, offset: 0x10 */
bogdanm 0:9b334a45a8ff 12605 __IO uint8_t CFIFO; /**< UART FIFO Control Register, offset: 0x11 */
bogdanm 0:9b334a45a8ff 12606 __IO uint8_t SFIFO; /**< UART FIFO Status Register, offset: 0x12 */
bogdanm 0:9b334a45a8ff 12607 __IO uint8_t TWFIFO; /**< UART FIFO Transmit Watermark, offset: 0x13 */
bogdanm 0:9b334a45a8ff 12608 __I uint8_t TCFIFO; /**< UART FIFO Transmit Count, offset: 0x14 */
bogdanm 0:9b334a45a8ff 12609 __IO uint8_t RWFIFO; /**< UART FIFO Receive Watermark, offset: 0x15 */
bogdanm 0:9b334a45a8ff 12610 __I uint8_t RCFIFO; /**< UART FIFO Receive Count, offset: 0x16 */
bogdanm 0:9b334a45a8ff 12611 uint8_t RESERVED_1[1];
bogdanm 0:9b334a45a8ff 12612 __IO uint8_t C7816; /**< UART 7816 Control Register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 12613 __IO uint8_t IE7816; /**< UART 7816 Interrupt Enable Register, offset: 0x19 */
bogdanm 0:9b334a45a8ff 12614 __IO uint8_t IS7816; /**< UART 7816 Interrupt Status Register, offset: 0x1A */
bogdanm 0:9b334a45a8ff 12615 union { /* offset: 0x1B */
bogdanm 0:9b334a45a8ff 12616 __IO uint8_t WP7816T0; /**< UART 7816 Wait Parameter Register, offset: 0x1B */
bogdanm 0:9b334a45a8ff 12617 __IO uint8_t WP7816T1; /**< UART 7816 Wait Parameter Register, offset: 0x1B */
bogdanm 0:9b334a45a8ff 12618 };
bogdanm 0:9b334a45a8ff 12619 __IO uint8_t WN7816; /**< UART 7816 Wait N Register, offset: 0x1C */
bogdanm 0:9b334a45a8ff 12620 __IO uint8_t WF7816; /**< UART 7816 Wait FD Register, offset: 0x1D */
bogdanm 0:9b334a45a8ff 12621 __IO uint8_t ET7816; /**< UART 7816 Error Threshold Register, offset: 0x1E */
bogdanm 0:9b334a45a8ff 12622 __IO uint8_t TL7816; /**< UART 7816 Transmit Length Register, offset: 0x1F */
bogdanm 0:9b334a45a8ff 12623 } UART_Type, *UART_MemMapPtr;
bogdanm 0:9b334a45a8ff 12624
bogdanm 0:9b334a45a8ff 12625 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12626 -- UART - Register accessor macros
bogdanm 0:9b334a45a8ff 12627 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12628
bogdanm 0:9b334a45a8ff 12629 /*!
bogdanm 0:9b334a45a8ff 12630 * @addtogroup UART_Register_Accessor_Macros UART - Register accessor macros
bogdanm 0:9b334a45a8ff 12631 * @{
bogdanm 0:9b334a45a8ff 12632 */
bogdanm 0:9b334a45a8ff 12633
bogdanm 0:9b334a45a8ff 12634
bogdanm 0:9b334a45a8ff 12635 /* UART - Register accessors */
bogdanm 0:9b334a45a8ff 12636 #define UART_BDH_REG(base) ((base)->BDH)
bogdanm 0:9b334a45a8ff 12637 #define UART_BDL_REG(base) ((base)->BDL)
bogdanm 0:9b334a45a8ff 12638 #define UART_C1_REG(base) ((base)->C1)
bogdanm 0:9b334a45a8ff 12639 #define UART_C2_REG(base) ((base)->C2)
bogdanm 0:9b334a45a8ff 12640 #define UART_S1_REG(base) ((base)->S1)
bogdanm 0:9b334a45a8ff 12641 #define UART_S2_REG(base) ((base)->S2)
bogdanm 0:9b334a45a8ff 12642 #define UART_C3_REG(base) ((base)->C3)
bogdanm 0:9b334a45a8ff 12643 #define UART_D_REG(base) ((base)->D)
bogdanm 0:9b334a45a8ff 12644 #define UART_MA1_REG(base) ((base)->MA1)
bogdanm 0:9b334a45a8ff 12645 #define UART_MA2_REG(base) ((base)->MA2)
bogdanm 0:9b334a45a8ff 12646 #define UART_C4_REG(base) ((base)->C4)
bogdanm 0:9b334a45a8ff 12647 #define UART_C5_REG(base) ((base)->C5)
bogdanm 0:9b334a45a8ff 12648 #define UART_ED_REG(base) ((base)->ED)
bogdanm 0:9b334a45a8ff 12649 #define UART_MODEM_REG(base) ((base)->MODEM)
bogdanm 0:9b334a45a8ff 12650 #define UART_IR_REG(base) ((base)->IR)
bogdanm 0:9b334a45a8ff 12651 #define UART_PFIFO_REG(base) ((base)->PFIFO)
bogdanm 0:9b334a45a8ff 12652 #define UART_CFIFO_REG(base) ((base)->CFIFO)
bogdanm 0:9b334a45a8ff 12653 #define UART_SFIFO_REG(base) ((base)->SFIFO)
bogdanm 0:9b334a45a8ff 12654 #define UART_TWFIFO_REG(base) ((base)->TWFIFO)
bogdanm 0:9b334a45a8ff 12655 #define UART_TCFIFO_REG(base) ((base)->TCFIFO)
bogdanm 0:9b334a45a8ff 12656 #define UART_RWFIFO_REG(base) ((base)->RWFIFO)
bogdanm 0:9b334a45a8ff 12657 #define UART_RCFIFO_REG(base) ((base)->RCFIFO)
bogdanm 0:9b334a45a8ff 12658 #define UART_C7816_REG(base) ((base)->C7816)
bogdanm 0:9b334a45a8ff 12659 #define UART_IE7816_REG(base) ((base)->IE7816)
bogdanm 0:9b334a45a8ff 12660 #define UART_IS7816_REG(base) ((base)->IS7816)
bogdanm 0:9b334a45a8ff 12661 #define UART_WP7816T0_REG(base) ((base)->WP7816T0)
bogdanm 0:9b334a45a8ff 12662 #define UART_WP7816T1_REG(base) ((base)->WP7816T1)
bogdanm 0:9b334a45a8ff 12663 #define UART_WN7816_REG(base) ((base)->WN7816)
bogdanm 0:9b334a45a8ff 12664 #define UART_WF7816_REG(base) ((base)->WF7816)
bogdanm 0:9b334a45a8ff 12665 #define UART_ET7816_REG(base) ((base)->ET7816)
bogdanm 0:9b334a45a8ff 12666 #define UART_TL7816_REG(base) ((base)->TL7816)
bogdanm 0:9b334a45a8ff 12667
bogdanm 0:9b334a45a8ff 12668 /*!
bogdanm 0:9b334a45a8ff 12669 * @}
bogdanm 0:9b334a45a8ff 12670 */ /* end of group UART_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 12671
bogdanm 0:9b334a45a8ff 12672
bogdanm 0:9b334a45a8ff 12673 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 12674 -- UART Register Masks
bogdanm 0:9b334a45a8ff 12675 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 12676
bogdanm 0:9b334a45a8ff 12677 /*!
bogdanm 0:9b334a45a8ff 12678 * @addtogroup UART_Register_Masks UART Register Masks
bogdanm 0:9b334a45a8ff 12679 * @{
bogdanm 0:9b334a45a8ff 12680 */
bogdanm 0:9b334a45a8ff 12681
bogdanm 0:9b334a45a8ff 12682 /* BDH Bit Fields */
bogdanm 0:9b334a45a8ff 12683 #define UART_BDH_SBR_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 12684 #define UART_BDH_SBR_SHIFT 0
bogdanm 0:9b334a45a8ff 12685 #define UART_BDH_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART_BDH_SBR_SHIFT))&UART_BDH_SBR_MASK)
bogdanm 0:9b334a45a8ff 12686 #define UART_BDH_SBNS_MASK 0x20u
bogdanm 0:9b334a45a8ff 12687 #define UART_BDH_SBNS_SHIFT 5
bogdanm 0:9b334a45a8ff 12688 #define UART_BDH_RXEDGIE_MASK 0x40u
bogdanm 0:9b334a45a8ff 12689 #define UART_BDH_RXEDGIE_SHIFT 6
bogdanm 0:9b334a45a8ff 12690 #define UART_BDH_LBKDIE_MASK 0x80u
bogdanm 0:9b334a45a8ff 12691 #define UART_BDH_LBKDIE_SHIFT 7
bogdanm 0:9b334a45a8ff 12692 /* BDL Bit Fields */
bogdanm 0:9b334a45a8ff 12693 #define UART_BDL_SBR_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12694 #define UART_BDL_SBR_SHIFT 0
bogdanm 0:9b334a45a8ff 12695 #define UART_BDL_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART_BDL_SBR_SHIFT))&UART_BDL_SBR_MASK)
bogdanm 0:9b334a45a8ff 12696 /* C1 Bit Fields */
bogdanm 0:9b334a45a8ff 12697 #define UART_C1_PT_MASK 0x1u
bogdanm 0:9b334a45a8ff 12698 #define UART_C1_PT_SHIFT 0
bogdanm 0:9b334a45a8ff 12699 #define UART_C1_PE_MASK 0x2u
bogdanm 0:9b334a45a8ff 12700 #define UART_C1_PE_SHIFT 1
bogdanm 0:9b334a45a8ff 12701 #define UART_C1_ILT_MASK 0x4u
bogdanm 0:9b334a45a8ff 12702 #define UART_C1_ILT_SHIFT 2
bogdanm 0:9b334a45a8ff 12703 #define UART_C1_WAKE_MASK 0x8u
bogdanm 0:9b334a45a8ff 12704 #define UART_C1_WAKE_SHIFT 3
bogdanm 0:9b334a45a8ff 12705 #define UART_C1_M_MASK 0x10u
bogdanm 0:9b334a45a8ff 12706 #define UART_C1_M_SHIFT 4
bogdanm 0:9b334a45a8ff 12707 #define UART_C1_RSRC_MASK 0x20u
bogdanm 0:9b334a45a8ff 12708 #define UART_C1_RSRC_SHIFT 5
bogdanm 0:9b334a45a8ff 12709 #define UART_C1_UARTSWAI_MASK 0x40u
bogdanm 0:9b334a45a8ff 12710 #define UART_C1_UARTSWAI_SHIFT 6
bogdanm 0:9b334a45a8ff 12711 #define UART_C1_LOOPS_MASK 0x80u
bogdanm 0:9b334a45a8ff 12712 #define UART_C1_LOOPS_SHIFT 7
bogdanm 0:9b334a45a8ff 12713 /* C2 Bit Fields */
bogdanm 0:9b334a45a8ff 12714 #define UART_C2_SBK_MASK 0x1u
bogdanm 0:9b334a45a8ff 12715 #define UART_C2_SBK_SHIFT 0
bogdanm 0:9b334a45a8ff 12716 #define UART_C2_RWU_MASK 0x2u
bogdanm 0:9b334a45a8ff 12717 #define UART_C2_RWU_SHIFT 1
bogdanm 0:9b334a45a8ff 12718 #define UART_C2_RE_MASK 0x4u
bogdanm 0:9b334a45a8ff 12719 #define UART_C2_RE_SHIFT 2
bogdanm 0:9b334a45a8ff 12720 #define UART_C2_TE_MASK 0x8u
bogdanm 0:9b334a45a8ff 12721 #define UART_C2_TE_SHIFT 3
bogdanm 0:9b334a45a8ff 12722 #define UART_C2_ILIE_MASK 0x10u
bogdanm 0:9b334a45a8ff 12723 #define UART_C2_ILIE_SHIFT 4
bogdanm 0:9b334a45a8ff 12724 #define UART_C2_RIE_MASK 0x20u
bogdanm 0:9b334a45a8ff 12725 #define UART_C2_RIE_SHIFT 5
bogdanm 0:9b334a45a8ff 12726 #define UART_C2_TCIE_MASK 0x40u
bogdanm 0:9b334a45a8ff 12727 #define UART_C2_TCIE_SHIFT 6
bogdanm 0:9b334a45a8ff 12728 #define UART_C2_TIE_MASK 0x80u
bogdanm 0:9b334a45a8ff 12729 #define UART_C2_TIE_SHIFT 7
bogdanm 0:9b334a45a8ff 12730 /* S1 Bit Fields */
bogdanm 0:9b334a45a8ff 12731 #define UART_S1_PF_MASK 0x1u
bogdanm 0:9b334a45a8ff 12732 #define UART_S1_PF_SHIFT 0
bogdanm 0:9b334a45a8ff 12733 #define UART_S1_FE_MASK 0x2u
bogdanm 0:9b334a45a8ff 12734 #define UART_S1_FE_SHIFT 1
bogdanm 0:9b334a45a8ff 12735 #define UART_S1_NF_MASK 0x4u
bogdanm 0:9b334a45a8ff 12736 #define UART_S1_NF_SHIFT 2
bogdanm 0:9b334a45a8ff 12737 #define UART_S1_OR_MASK 0x8u
bogdanm 0:9b334a45a8ff 12738 #define UART_S1_OR_SHIFT 3
bogdanm 0:9b334a45a8ff 12739 #define UART_S1_IDLE_MASK 0x10u
bogdanm 0:9b334a45a8ff 12740 #define UART_S1_IDLE_SHIFT 4
bogdanm 0:9b334a45a8ff 12741 #define UART_S1_RDRF_MASK 0x20u
bogdanm 0:9b334a45a8ff 12742 #define UART_S1_RDRF_SHIFT 5
bogdanm 0:9b334a45a8ff 12743 #define UART_S1_TC_MASK 0x40u
bogdanm 0:9b334a45a8ff 12744 #define UART_S1_TC_SHIFT 6
bogdanm 0:9b334a45a8ff 12745 #define UART_S1_TDRE_MASK 0x80u
bogdanm 0:9b334a45a8ff 12746 #define UART_S1_TDRE_SHIFT 7
bogdanm 0:9b334a45a8ff 12747 /* S2 Bit Fields */
bogdanm 0:9b334a45a8ff 12748 #define UART_S2_RAF_MASK 0x1u
bogdanm 0:9b334a45a8ff 12749 #define UART_S2_RAF_SHIFT 0
bogdanm 0:9b334a45a8ff 12750 #define UART_S2_LBKDE_MASK 0x2u
bogdanm 0:9b334a45a8ff 12751 #define UART_S2_LBKDE_SHIFT 1
bogdanm 0:9b334a45a8ff 12752 #define UART_S2_BRK13_MASK 0x4u
bogdanm 0:9b334a45a8ff 12753 #define UART_S2_BRK13_SHIFT 2
bogdanm 0:9b334a45a8ff 12754 #define UART_S2_RWUID_MASK 0x8u
bogdanm 0:9b334a45a8ff 12755 #define UART_S2_RWUID_SHIFT 3
bogdanm 0:9b334a45a8ff 12756 #define UART_S2_RXINV_MASK 0x10u
bogdanm 0:9b334a45a8ff 12757 #define UART_S2_RXINV_SHIFT 4
bogdanm 0:9b334a45a8ff 12758 #define UART_S2_MSBF_MASK 0x20u
bogdanm 0:9b334a45a8ff 12759 #define UART_S2_MSBF_SHIFT 5
bogdanm 0:9b334a45a8ff 12760 #define UART_S2_RXEDGIF_MASK 0x40u
bogdanm 0:9b334a45a8ff 12761 #define UART_S2_RXEDGIF_SHIFT 6
bogdanm 0:9b334a45a8ff 12762 #define UART_S2_LBKDIF_MASK 0x80u
bogdanm 0:9b334a45a8ff 12763 #define UART_S2_LBKDIF_SHIFT 7
bogdanm 0:9b334a45a8ff 12764 /* C3 Bit Fields */
bogdanm 0:9b334a45a8ff 12765 #define UART_C3_PEIE_MASK 0x1u
bogdanm 0:9b334a45a8ff 12766 #define UART_C3_PEIE_SHIFT 0
bogdanm 0:9b334a45a8ff 12767 #define UART_C3_FEIE_MASK 0x2u
bogdanm 0:9b334a45a8ff 12768 #define UART_C3_FEIE_SHIFT 1
bogdanm 0:9b334a45a8ff 12769 #define UART_C3_NEIE_MASK 0x4u
bogdanm 0:9b334a45a8ff 12770 #define UART_C3_NEIE_SHIFT 2
bogdanm 0:9b334a45a8ff 12771 #define UART_C3_ORIE_MASK 0x8u
bogdanm 0:9b334a45a8ff 12772 #define UART_C3_ORIE_SHIFT 3
bogdanm 0:9b334a45a8ff 12773 #define UART_C3_TXINV_MASK 0x10u
bogdanm 0:9b334a45a8ff 12774 #define UART_C3_TXINV_SHIFT 4
bogdanm 0:9b334a45a8ff 12775 #define UART_C3_TXDIR_MASK 0x20u
bogdanm 0:9b334a45a8ff 12776 #define UART_C3_TXDIR_SHIFT 5
bogdanm 0:9b334a45a8ff 12777 #define UART_C3_T8_MASK 0x40u
bogdanm 0:9b334a45a8ff 12778 #define UART_C3_T8_SHIFT 6
bogdanm 0:9b334a45a8ff 12779 #define UART_C3_R8_MASK 0x80u
bogdanm 0:9b334a45a8ff 12780 #define UART_C3_R8_SHIFT 7
bogdanm 0:9b334a45a8ff 12781 /* D Bit Fields */
bogdanm 0:9b334a45a8ff 12782 #define UART_D_RT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12783 #define UART_D_RT_SHIFT 0
bogdanm 0:9b334a45a8ff 12784 #define UART_D_RT(x) (((uint8_t)(((uint8_t)(x))<<UART_D_RT_SHIFT))&UART_D_RT_MASK)
bogdanm 0:9b334a45a8ff 12785 /* MA1 Bit Fields */
bogdanm 0:9b334a45a8ff 12786 #define UART_MA1_MA_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12787 #define UART_MA1_MA_SHIFT 0
bogdanm 0:9b334a45a8ff 12788 #define UART_MA1_MA(x) (((uint8_t)(((uint8_t)(x))<<UART_MA1_MA_SHIFT))&UART_MA1_MA_MASK)
bogdanm 0:9b334a45a8ff 12789 /* MA2 Bit Fields */
bogdanm 0:9b334a45a8ff 12790 #define UART_MA2_MA_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12791 #define UART_MA2_MA_SHIFT 0
bogdanm 0:9b334a45a8ff 12792 #define UART_MA2_MA(x) (((uint8_t)(((uint8_t)(x))<<UART_MA2_MA_SHIFT))&UART_MA2_MA_MASK)
bogdanm 0:9b334a45a8ff 12793 /* C4 Bit Fields */
bogdanm 0:9b334a45a8ff 12794 #define UART_C4_BRFA_MASK 0x1Fu
bogdanm 0:9b334a45a8ff 12795 #define UART_C4_BRFA_SHIFT 0
bogdanm 0:9b334a45a8ff 12796 #define UART_C4_BRFA(x) (((uint8_t)(((uint8_t)(x))<<UART_C4_BRFA_SHIFT))&UART_C4_BRFA_MASK)
bogdanm 0:9b334a45a8ff 12797 #define UART_C4_M10_MASK 0x20u
bogdanm 0:9b334a45a8ff 12798 #define UART_C4_M10_SHIFT 5
bogdanm 0:9b334a45a8ff 12799 #define UART_C4_MAEN2_MASK 0x40u
bogdanm 0:9b334a45a8ff 12800 #define UART_C4_MAEN2_SHIFT 6
bogdanm 0:9b334a45a8ff 12801 #define UART_C4_MAEN1_MASK 0x80u
bogdanm 0:9b334a45a8ff 12802 #define UART_C4_MAEN1_SHIFT 7
bogdanm 0:9b334a45a8ff 12803 /* C5 Bit Fields */
bogdanm 0:9b334a45a8ff 12804 #define UART_C5_LBKDDMAS_MASK 0x8u
bogdanm 0:9b334a45a8ff 12805 #define UART_C5_LBKDDMAS_SHIFT 3
bogdanm 0:9b334a45a8ff 12806 #define UART_C5_ILDMAS_MASK 0x10u
bogdanm 0:9b334a45a8ff 12807 #define UART_C5_ILDMAS_SHIFT 4
bogdanm 0:9b334a45a8ff 12808 #define UART_C5_RDMAS_MASK 0x20u
bogdanm 0:9b334a45a8ff 12809 #define UART_C5_RDMAS_SHIFT 5
bogdanm 0:9b334a45a8ff 12810 #define UART_C5_TCDMAS_MASK 0x40u
bogdanm 0:9b334a45a8ff 12811 #define UART_C5_TCDMAS_SHIFT 6
bogdanm 0:9b334a45a8ff 12812 #define UART_C5_TDMAS_MASK 0x80u
bogdanm 0:9b334a45a8ff 12813 #define UART_C5_TDMAS_SHIFT 7
bogdanm 0:9b334a45a8ff 12814 /* ED Bit Fields */
bogdanm 0:9b334a45a8ff 12815 #define UART_ED_PARITYE_MASK 0x40u
bogdanm 0:9b334a45a8ff 12816 #define UART_ED_PARITYE_SHIFT 6
bogdanm 0:9b334a45a8ff 12817 #define UART_ED_NOISY_MASK 0x80u
bogdanm 0:9b334a45a8ff 12818 #define UART_ED_NOISY_SHIFT 7
bogdanm 0:9b334a45a8ff 12819 /* MODEM Bit Fields */
bogdanm 0:9b334a45a8ff 12820 #define UART_MODEM_TXCTSE_MASK 0x1u
bogdanm 0:9b334a45a8ff 12821 #define UART_MODEM_TXCTSE_SHIFT 0
bogdanm 0:9b334a45a8ff 12822 #define UART_MODEM_TXRTSE_MASK 0x2u
bogdanm 0:9b334a45a8ff 12823 #define UART_MODEM_TXRTSE_SHIFT 1
bogdanm 0:9b334a45a8ff 12824 #define UART_MODEM_TXRTSPOL_MASK 0x4u
bogdanm 0:9b334a45a8ff 12825 #define UART_MODEM_TXRTSPOL_SHIFT 2
bogdanm 0:9b334a45a8ff 12826 #define UART_MODEM_RXRTSE_MASK 0x8u
bogdanm 0:9b334a45a8ff 12827 #define UART_MODEM_RXRTSE_SHIFT 3
bogdanm 0:9b334a45a8ff 12828 /* IR Bit Fields */
bogdanm 0:9b334a45a8ff 12829 #define UART_IR_TNP_MASK 0x3u
bogdanm 0:9b334a45a8ff 12830 #define UART_IR_TNP_SHIFT 0
bogdanm 0:9b334a45a8ff 12831 #define UART_IR_TNP(x) (((uint8_t)(((uint8_t)(x))<<UART_IR_TNP_SHIFT))&UART_IR_TNP_MASK)
bogdanm 0:9b334a45a8ff 12832 #define UART_IR_IREN_MASK 0x4u
bogdanm 0:9b334a45a8ff 12833 #define UART_IR_IREN_SHIFT 2
bogdanm 0:9b334a45a8ff 12834 /* PFIFO Bit Fields */
bogdanm 0:9b334a45a8ff 12835 #define UART_PFIFO_RXFIFOSIZE_MASK 0x7u
bogdanm 0:9b334a45a8ff 12836 #define UART_PFIFO_RXFIFOSIZE_SHIFT 0
bogdanm 0:9b334a45a8ff 12837 #define UART_PFIFO_RXFIFOSIZE(x) (((uint8_t)(((uint8_t)(x))<<UART_PFIFO_RXFIFOSIZE_SHIFT))&UART_PFIFO_RXFIFOSIZE_MASK)
bogdanm 0:9b334a45a8ff 12838 #define UART_PFIFO_RXFE_MASK 0x8u
bogdanm 0:9b334a45a8ff 12839 #define UART_PFIFO_RXFE_SHIFT 3
bogdanm 0:9b334a45a8ff 12840 #define UART_PFIFO_TXFIFOSIZE_MASK 0x70u
bogdanm 0:9b334a45a8ff 12841 #define UART_PFIFO_TXFIFOSIZE_SHIFT 4
bogdanm 0:9b334a45a8ff 12842 #define UART_PFIFO_TXFIFOSIZE(x) (((uint8_t)(((uint8_t)(x))<<UART_PFIFO_TXFIFOSIZE_SHIFT))&UART_PFIFO_TXFIFOSIZE_MASK)
bogdanm 0:9b334a45a8ff 12843 #define UART_PFIFO_TXFE_MASK 0x80u
bogdanm 0:9b334a45a8ff 12844 #define UART_PFIFO_TXFE_SHIFT 7
bogdanm 0:9b334a45a8ff 12845 /* CFIFO Bit Fields */
bogdanm 0:9b334a45a8ff 12846 #define UART_CFIFO_RXUFE_MASK 0x1u
bogdanm 0:9b334a45a8ff 12847 #define UART_CFIFO_RXUFE_SHIFT 0
bogdanm 0:9b334a45a8ff 12848 #define UART_CFIFO_TXOFE_MASK 0x2u
bogdanm 0:9b334a45a8ff 12849 #define UART_CFIFO_TXOFE_SHIFT 1
bogdanm 0:9b334a45a8ff 12850 #define UART_CFIFO_RXOFE_MASK 0x4u
bogdanm 0:9b334a45a8ff 12851 #define UART_CFIFO_RXOFE_SHIFT 2
bogdanm 0:9b334a45a8ff 12852 #define UART_CFIFO_RXFLUSH_MASK 0x40u
bogdanm 0:9b334a45a8ff 12853 #define UART_CFIFO_RXFLUSH_SHIFT 6
bogdanm 0:9b334a45a8ff 12854 #define UART_CFIFO_TXFLUSH_MASK 0x80u
bogdanm 0:9b334a45a8ff 12855 #define UART_CFIFO_TXFLUSH_SHIFT 7
bogdanm 0:9b334a45a8ff 12856 /* SFIFO Bit Fields */
bogdanm 0:9b334a45a8ff 12857 #define UART_SFIFO_RXUF_MASK 0x1u
bogdanm 0:9b334a45a8ff 12858 #define UART_SFIFO_RXUF_SHIFT 0
bogdanm 0:9b334a45a8ff 12859 #define UART_SFIFO_TXOF_MASK 0x2u
bogdanm 0:9b334a45a8ff 12860 #define UART_SFIFO_TXOF_SHIFT 1
bogdanm 0:9b334a45a8ff 12861 #define UART_SFIFO_RXOF_MASK 0x4u
bogdanm 0:9b334a45a8ff 12862 #define UART_SFIFO_RXOF_SHIFT 2
bogdanm 0:9b334a45a8ff 12863 #define UART_SFIFO_RXEMPT_MASK 0x40u
bogdanm 0:9b334a45a8ff 12864 #define UART_SFIFO_RXEMPT_SHIFT 6
bogdanm 0:9b334a45a8ff 12865 #define UART_SFIFO_TXEMPT_MASK 0x80u
bogdanm 0:9b334a45a8ff 12866 #define UART_SFIFO_TXEMPT_SHIFT 7
bogdanm 0:9b334a45a8ff 12867 /* TWFIFO Bit Fields */
bogdanm 0:9b334a45a8ff 12868 #define UART_TWFIFO_TXWATER_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12869 #define UART_TWFIFO_TXWATER_SHIFT 0
bogdanm 0:9b334a45a8ff 12870 #define UART_TWFIFO_TXWATER(x) (((uint8_t)(((uint8_t)(x))<<UART_TWFIFO_TXWATER_SHIFT))&UART_TWFIFO_TXWATER_MASK)
bogdanm 0:9b334a45a8ff 12871 /* TCFIFO Bit Fields */
bogdanm 0:9b334a45a8ff 12872 #define UART_TCFIFO_TXCOUNT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12873 #define UART_TCFIFO_TXCOUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 12874 #define UART_TCFIFO_TXCOUNT(x) (((uint8_t)(((uint8_t)(x))<<UART_TCFIFO_TXCOUNT_SHIFT))&UART_TCFIFO_TXCOUNT_MASK)
bogdanm 0:9b334a45a8ff 12875 /* RWFIFO Bit Fields */
bogdanm 0:9b334a45a8ff 12876 #define UART_RWFIFO_RXWATER_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12877 #define UART_RWFIFO_RXWATER_SHIFT 0
bogdanm 0:9b334a45a8ff 12878 #define UART_RWFIFO_RXWATER(x) (((uint8_t)(((uint8_t)(x))<<UART_RWFIFO_RXWATER_SHIFT))&UART_RWFIFO_RXWATER_MASK)
bogdanm 0:9b334a45a8ff 12879 /* RCFIFO Bit Fields */
bogdanm 0:9b334a45a8ff 12880 #define UART_RCFIFO_RXCOUNT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12881 #define UART_RCFIFO_RXCOUNT_SHIFT 0
bogdanm 0:9b334a45a8ff 12882 #define UART_RCFIFO_RXCOUNT(x) (((uint8_t)(((uint8_t)(x))<<UART_RCFIFO_RXCOUNT_SHIFT))&UART_RCFIFO_RXCOUNT_MASK)
bogdanm 0:9b334a45a8ff 12883 /* C7816 Bit Fields */
bogdanm 0:9b334a45a8ff 12884 #define UART_C7816_ISO_7816E_MASK 0x1u
bogdanm 0:9b334a45a8ff 12885 #define UART_C7816_ISO_7816E_SHIFT 0
bogdanm 0:9b334a45a8ff 12886 #define UART_C7816_TTYPE_MASK 0x2u
bogdanm 0:9b334a45a8ff 12887 #define UART_C7816_TTYPE_SHIFT 1
bogdanm 0:9b334a45a8ff 12888 #define UART_C7816_INIT_MASK 0x4u
bogdanm 0:9b334a45a8ff 12889 #define UART_C7816_INIT_SHIFT 2
bogdanm 0:9b334a45a8ff 12890 #define UART_C7816_ANACK_MASK 0x8u
bogdanm 0:9b334a45a8ff 12891 #define UART_C7816_ANACK_SHIFT 3
bogdanm 0:9b334a45a8ff 12892 #define UART_C7816_ONACK_MASK 0x10u
bogdanm 0:9b334a45a8ff 12893 #define UART_C7816_ONACK_SHIFT 4
bogdanm 0:9b334a45a8ff 12894 /* IE7816 Bit Fields */
bogdanm 0:9b334a45a8ff 12895 #define UART_IE7816_RXTE_MASK 0x1u
bogdanm 0:9b334a45a8ff 12896 #define UART_IE7816_RXTE_SHIFT 0
bogdanm 0:9b334a45a8ff 12897 #define UART_IE7816_TXTE_MASK 0x2u
bogdanm 0:9b334a45a8ff 12898 #define UART_IE7816_TXTE_SHIFT 1
bogdanm 0:9b334a45a8ff 12899 #define UART_IE7816_GTVE_MASK 0x4u
bogdanm 0:9b334a45a8ff 12900 #define UART_IE7816_GTVE_SHIFT 2
bogdanm 0:9b334a45a8ff 12901 #define UART_IE7816_INITDE_MASK 0x10u
bogdanm 0:9b334a45a8ff 12902 #define UART_IE7816_INITDE_SHIFT 4
bogdanm 0:9b334a45a8ff 12903 #define UART_IE7816_BWTE_MASK 0x20u
bogdanm 0:9b334a45a8ff 12904 #define UART_IE7816_BWTE_SHIFT 5
bogdanm 0:9b334a45a8ff 12905 #define UART_IE7816_CWTE_MASK 0x40u
bogdanm 0:9b334a45a8ff 12906 #define UART_IE7816_CWTE_SHIFT 6
bogdanm 0:9b334a45a8ff 12907 #define UART_IE7816_WTE_MASK 0x80u
bogdanm 0:9b334a45a8ff 12908 #define UART_IE7816_WTE_SHIFT 7
bogdanm 0:9b334a45a8ff 12909 /* IS7816 Bit Fields */
bogdanm 0:9b334a45a8ff 12910 #define UART_IS7816_RXT_MASK 0x1u
bogdanm 0:9b334a45a8ff 12911 #define UART_IS7816_RXT_SHIFT 0
bogdanm 0:9b334a45a8ff 12912 #define UART_IS7816_TXT_MASK 0x2u
bogdanm 0:9b334a45a8ff 12913 #define UART_IS7816_TXT_SHIFT 1
bogdanm 0:9b334a45a8ff 12914 #define UART_IS7816_GTV_MASK 0x4u
bogdanm 0:9b334a45a8ff 12915 #define UART_IS7816_GTV_SHIFT 2
bogdanm 0:9b334a45a8ff 12916 #define UART_IS7816_INITD_MASK 0x10u
bogdanm 0:9b334a45a8ff 12917 #define UART_IS7816_INITD_SHIFT 4
bogdanm 0:9b334a45a8ff 12918 #define UART_IS7816_BWT_MASK 0x20u
bogdanm 0:9b334a45a8ff 12919 #define UART_IS7816_BWT_SHIFT 5
bogdanm 0:9b334a45a8ff 12920 #define UART_IS7816_CWT_MASK 0x40u
bogdanm 0:9b334a45a8ff 12921 #define UART_IS7816_CWT_SHIFT 6
bogdanm 0:9b334a45a8ff 12922 #define UART_IS7816_WT_MASK 0x80u
bogdanm 0:9b334a45a8ff 12923 #define UART_IS7816_WT_SHIFT 7
bogdanm 0:9b334a45a8ff 12924 /* WP7816T0 Bit Fields */
bogdanm 0:9b334a45a8ff 12925 #define UART_WP7816T0_WI_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12926 #define UART_WP7816T0_WI_SHIFT 0
bogdanm 0:9b334a45a8ff 12927 #define UART_WP7816T0_WI(x) (((uint8_t)(((uint8_t)(x))<<UART_WP7816T0_WI_SHIFT))&UART_WP7816T0_WI_MASK)
bogdanm 0:9b334a45a8ff 12928 /* WP7816T1 Bit Fields */
bogdanm 0:9b334a45a8ff 12929 #define UART_WP7816T1_BWI_MASK 0xFu
bogdanm 0:9b334a45a8ff 12930 #define UART_WP7816T1_BWI_SHIFT 0
bogdanm 0:9b334a45a8ff 12931 #define UART_WP7816T1_BWI(x) (((uint8_t)(((uint8_t)(x))<<UART_WP7816T1_BWI_SHIFT))&UART_WP7816T1_BWI_MASK)
bogdanm 0:9b334a45a8ff 12932 #define UART_WP7816T1_CWI_MASK 0xF0u
bogdanm 0:9b334a45a8ff 12933 #define UART_WP7816T1_CWI_SHIFT 4
bogdanm 0:9b334a45a8ff 12934 #define UART_WP7816T1_CWI(x) (((uint8_t)(((uint8_t)(x))<<UART_WP7816T1_CWI_SHIFT))&UART_WP7816T1_CWI_MASK)
bogdanm 0:9b334a45a8ff 12935 /* WN7816 Bit Fields */
bogdanm 0:9b334a45a8ff 12936 #define UART_WN7816_GTN_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12937 #define UART_WN7816_GTN_SHIFT 0
bogdanm 0:9b334a45a8ff 12938 #define UART_WN7816_GTN(x) (((uint8_t)(((uint8_t)(x))<<UART_WN7816_GTN_SHIFT))&UART_WN7816_GTN_MASK)
bogdanm 0:9b334a45a8ff 12939 /* WF7816 Bit Fields */
bogdanm 0:9b334a45a8ff 12940 #define UART_WF7816_GTFD_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12941 #define UART_WF7816_GTFD_SHIFT 0
bogdanm 0:9b334a45a8ff 12942 #define UART_WF7816_GTFD(x) (((uint8_t)(((uint8_t)(x))<<UART_WF7816_GTFD_SHIFT))&UART_WF7816_GTFD_MASK)
bogdanm 0:9b334a45a8ff 12943 /* ET7816 Bit Fields */
bogdanm 0:9b334a45a8ff 12944 #define UART_ET7816_RXTHRESHOLD_MASK 0xFu
bogdanm 0:9b334a45a8ff 12945 #define UART_ET7816_RXTHRESHOLD_SHIFT 0
bogdanm 0:9b334a45a8ff 12946 #define UART_ET7816_RXTHRESHOLD(x) (((uint8_t)(((uint8_t)(x))<<UART_ET7816_RXTHRESHOLD_SHIFT))&UART_ET7816_RXTHRESHOLD_MASK)
bogdanm 0:9b334a45a8ff 12947 #define UART_ET7816_TXTHRESHOLD_MASK 0xF0u
bogdanm 0:9b334a45a8ff 12948 #define UART_ET7816_TXTHRESHOLD_SHIFT 4
bogdanm 0:9b334a45a8ff 12949 #define UART_ET7816_TXTHRESHOLD(x) (((uint8_t)(((uint8_t)(x))<<UART_ET7816_TXTHRESHOLD_SHIFT))&UART_ET7816_TXTHRESHOLD_MASK)
bogdanm 0:9b334a45a8ff 12950 /* TL7816 Bit Fields */
bogdanm 0:9b334a45a8ff 12951 #define UART_TL7816_TLEN_MASK 0xFFu
bogdanm 0:9b334a45a8ff 12952 #define UART_TL7816_TLEN_SHIFT 0
bogdanm 0:9b334a45a8ff 12953 #define UART_TL7816_TLEN(x) (((uint8_t)(((uint8_t)(x))<<UART_TL7816_TLEN_SHIFT))&UART_TL7816_TLEN_MASK)
bogdanm 0:9b334a45a8ff 12954
bogdanm 0:9b334a45a8ff 12955 /*!
bogdanm 0:9b334a45a8ff 12956 * @}
bogdanm 0:9b334a45a8ff 12957 */ /* end of group UART_Register_Masks */
bogdanm 0:9b334a45a8ff 12958
bogdanm 0:9b334a45a8ff 12959
bogdanm 0:9b334a45a8ff 12960 /* UART - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 12961 /** Peripheral UART0 base address */
bogdanm 0:9b334a45a8ff 12962 #define UART0_BASE (0x4006A000u)
bogdanm 0:9b334a45a8ff 12963 /** Peripheral UART0 base pointer */
bogdanm 0:9b334a45a8ff 12964 #define UART0 ((UART_Type *)UART0_BASE)
bogdanm 0:9b334a45a8ff 12965 #define UART0_BASE_PTR (UART0)
bogdanm 0:9b334a45a8ff 12966 /** Peripheral UART1 base address */
bogdanm 0:9b334a45a8ff 12967 #define UART1_BASE (0x4006B000u)
bogdanm 0:9b334a45a8ff 12968 /** Peripheral UART1 base pointer */
bogdanm 0:9b334a45a8ff 12969 #define UART1 ((UART_Type *)UART1_BASE)
bogdanm 0:9b334a45a8ff 12970 #define UART1_BASE_PTR (UART1)
bogdanm 0:9b334a45a8ff 12971 /** Peripheral UART2 base address */
bogdanm 0:9b334a45a8ff 12972 #define UART2_BASE (0x4006C000u)
bogdanm 0:9b334a45a8ff 12973 /** Peripheral UART2 base pointer */
bogdanm 0:9b334a45a8ff 12974 #define UART2 ((UART_Type *)UART2_BASE)
bogdanm 0:9b334a45a8ff 12975 #define UART2_BASE_PTR (UART2)
bogdanm 0:9b334a45a8ff 12976 /** Peripheral UART3 base address */
bogdanm 0:9b334a45a8ff 12977 #define UART3_BASE (0x4006D000u)
bogdanm 0:9b334a45a8ff 12978 /** Peripheral UART3 base pointer */
bogdanm 0:9b334a45a8ff 12979 #define UART3 ((UART_Type *)UART3_BASE)
bogdanm 0:9b334a45a8ff 12980 #define UART3_BASE_PTR (UART3)
bogdanm 0:9b334a45a8ff 12981 /** Peripheral UART4 base address */
bogdanm 0:9b334a45a8ff 12982 #define UART4_BASE (0x400EA000u)
bogdanm 0:9b334a45a8ff 12983 /** Peripheral UART4 base pointer */
bogdanm 0:9b334a45a8ff 12984 #define UART4 ((UART_Type *)UART4_BASE)
bogdanm 0:9b334a45a8ff 12985 #define UART4_BASE_PTR (UART4)
bogdanm 0:9b334a45a8ff 12986 /** Peripheral UART5 base address */
bogdanm 0:9b334a45a8ff 12987 #define UART5_BASE (0x400EB000u)
bogdanm 0:9b334a45a8ff 12988 /** Peripheral UART5 base pointer */
bogdanm 0:9b334a45a8ff 12989 #define UART5 ((UART_Type *)UART5_BASE)
bogdanm 0:9b334a45a8ff 12990 #define UART5_BASE_PTR (UART5)
bogdanm 0:9b334a45a8ff 12991 /** Array initializer of UART peripheral base addresses */
bogdanm 0:9b334a45a8ff 12992 #define UART_BASE_ADDRS { UART0_BASE, UART1_BASE, UART2_BASE, UART3_BASE, UART4_BASE, UART5_BASE }
bogdanm 0:9b334a45a8ff 12993 /** Array initializer of UART peripheral base pointers */
bogdanm 0:9b334a45a8ff 12994 #define UART_BASE_PTRS { UART0, UART1, UART2, UART3, UART4, UART5 }
bogdanm 0:9b334a45a8ff 12995 /** Interrupt vectors for the UART peripheral type */
bogdanm 0:9b334a45a8ff 12996 #define UART_RX_TX_IRQS { UART0_RX_TX_IRQn, UART1_RX_TX_IRQn, UART2_RX_TX_IRQn, UART3_RX_TX_IRQn, UART4_RX_TX_IRQn, UART5_RX_TX_IRQn }
bogdanm 0:9b334a45a8ff 12997 #define UART_ERR_IRQS { UART0_ERR_IRQn, UART1_ERR_IRQn, UART2_ERR_IRQn, UART3_ERR_IRQn, UART4_ERR_IRQn, UART5_ERR_IRQn }
bogdanm 0:9b334a45a8ff 12998 #define UART_LON_IRQS { UART0_LON_IRQn, 0, 0, 0, 0, 0 }
bogdanm 0:9b334a45a8ff 12999
bogdanm 0:9b334a45a8ff 13000 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13001 -- UART - Register accessor macros
bogdanm 0:9b334a45a8ff 13002 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13003
bogdanm 0:9b334a45a8ff 13004 /*!
bogdanm 0:9b334a45a8ff 13005 * @addtogroup UART_Register_Accessor_Macros UART - Register accessor macros
bogdanm 0:9b334a45a8ff 13006 * @{
bogdanm 0:9b334a45a8ff 13007 */
bogdanm 0:9b334a45a8ff 13008
bogdanm 0:9b334a45a8ff 13009
bogdanm 0:9b334a45a8ff 13010 /* UART - Register instance definitions */
bogdanm 0:9b334a45a8ff 13011 /* UART0 */
bogdanm 0:9b334a45a8ff 13012 #define UART0_BDH UART_BDH_REG(UART0)
bogdanm 0:9b334a45a8ff 13013 #define UART0_BDL UART_BDL_REG(UART0)
bogdanm 0:9b334a45a8ff 13014 #define UART0_C1 UART_C1_REG(UART0)
bogdanm 0:9b334a45a8ff 13015 #define UART0_C2 UART_C2_REG(UART0)
bogdanm 0:9b334a45a8ff 13016 #define UART0_S1 UART_S1_REG(UART0)
bogdanm 0:9b334a45a8ff 13017 #define UART0_S2 UART_S2_REG(UART0)
bogdanm 0:9b334a45a8ff 13018 #define UART0_C3 UART_C3_REG(UART0)
bogdanm 0:9b334a45a8ff 13019 #define UART0_D UART_D_REG(UART0)
bogdanm 0:9b334a45a8ff 13020 #define UART0_MA1 UART_MA1_REG(UART0)
bogdanm 0:9b334a45a8ff 13021 #define UART0_MA2 UART_MA2_REG(UART0)
bogdanm 0:9b334a45a8ff 13022 #define UART0_C4 UART_C4_REG(UART0)
bogdanm 0:9b334a45a8ff 13023 #define UART0_C5 UART_C5_REG(UART0)
bogdanm 0:9b334a45a8ff 13024 #define UART0_ED UART_ED_REG(UART0)
bogdanm 0:9b334a45a8ff 13025 #define UART0_MODEM UART_MODEM_REG(UART0)
bogdanm 0:9b334a45a8ff 13026 #define UART0_IR UART_IR_REG(UART0)
bogdanm 0:9b334a45a8ff 13027 #define UART0_PFIFO UART_PFIFO_REG(UART0)
bogdanm 0:9b334a45a8ff 13028 #define UART0_CFIFO UART_CFIFO_REG(UART0)
bogdanm 0:9b334a45a8ff 13029 #define UART0_SFIFO UART_SFIFO_REG(UART0)
bogdanm 0:9b334a45a8ff 13030 #define UART0_TWFIFO UART_TWFIFO_REG(UART0)
bogdanm 0:9b334a45a8ff 13031 #define UART0_TCFIFO UART_TCFIFO_REG(UART0)
bogdanm 0:9b334a45a8ff 13032 #define UART0_RWFIFO UART_RWFIFO_REG(UART0)
bogdanm 0:9b334a45a8ff 13033 #define UART0_RCFIFO UART_RCFIFO_REG(UART0)
bogdanm 0:9b334a45a8ff 13034 #define UART0_C7816 UART_C7816_REG(UART0)
bogdanm 0:9b334a45a8ff 13035 #define UART0_IE7816 UART_IE7816_REG(UART0)
bogdanm 0:9b334a45a8ff 13036 #define UART0_IS7816 UART_IS7816_REG(UART0)
bogdanm 0:9b334a45a8ff 13037 #define UART0_WP7816T0 UART_WP7816T0_REG(UART0)
bogdanm 0:9b334a45a8ff 13038 #define UART0_WP7816T1 UART_WP7816T1_REG(UART0)
bogdanm 0:9b334a45a8ff 13039 #define UART0_WN7816 UART_WN7816_REG(UART0)
bogdanm 0:9b334a45a8ff 13040 #define UART0_WF7816 UART_WF7816_REG(UART0)
bogdanm 0:9b334a45a8ff 13041 #define UART0_ET7816 UART_ET7816_REG(UART0)
bogdanm 0:9b334a45a8ff 13042 #define UART0_TL7816 UART_TL7816_REG(UART0)
bogdanm 0:9b334a45a8ff 13043 /* UART1 */
bogdanm 0:9b334a45a8ff 13044 #define UART1_BDH UART_BDH_REG(UART1)
bogdanm 0:9b334a45a8ff 13045 #define UART1_BDL UART_BDL_REG(UART1)
bogdanm 0:9b334a45a8ff 13046 #define UART1_C1 UART_C1_REG(UART1)
bogdanm 0:9b334a45a8ff 13047 #define UART1_C2 UART_C2_REG(UART1)
bogdanm 0:9b334a45a8ff 13048 #define UART1_S1 UART_S1_REG(UART1)
bogdanm 0:9b334a45a8ff 13049 #define UART1_S2 UART_S2_REG(UART1)
bogdanm 0:9b334a45a8ff 13050 #define UART1_C3 UART_C3_REG(UART1)
bogdanm 0:9b334a45a8ff 13051 #define UART1_D UART_D_REG(UART1)
bogdanm 0:9b334a45a8ff 13052 #define UART1_MA1 UART_MA1_REG(UART1)
bogdanm 0:9b334a45a8ff 13053 #define UART1_MA2 UART_MA2_REG(UART1)
bogdanm 0:9b334a45a8ff 13054 #define UART1_C4 UART_C4_REG(UART1)
bogdanm 0:9b334a45a8ff 13055 #define UART1_C5 UART_C5_REG(UART1)
bogdanm 0:9b334a45a8ff 13056 #define UART1_ED UART_ED_REG(UART1)
bogdanm 0:9b334a45a8ff 13057 #define UART1_MODEM UART_MODEM_REG(UART1)
bogdanm 0:9b334a45a8ff 13058 #define UART1_IR UART_IR_REG(UART1)
bogdanm 0:9b334a45a8ff 13059 #define UART1_PFIFO UART_PFIFO_REG(UART1)
bogdanm 0:9b334a45a8ff 13060 #define UART1_CFIFO UART_CFIFO_REG(UART1)
bogdanm 0:9b334a45a8ff 13061 #define UART1_SFIFO UART_SFIFO_REG(UART1)
bogdanm 0:9b334a45a8ff 13062 #define UART1_TWFIFO UART_TWFIFO_REG(UART1)
bogdanm 0:9b334a45a8ff 13063 #define UART1_TCFIFO UART_TCFIFO_REG(UART1)
bogdanm 0:9b334a45a8ff 13064 #define UART1_RWFIFO UART_RWFIFO_REG(UART1)
bogdanm 0:9b334a45a8ff 13065 #define UART1_RCFIFO UART_RCFIFO_REG(UART1)
bogdanm 0:9b334a45a8ff 13066 /* UART2 */
bogdanm 0:9b334a45a8ff 13067 #define UART2_BDH UART_BDH_REG(UART2)
bogdanm 0:9b334a45a8ff 13068 #define UART2_BDL UART_BDL_REG(UART2)
bogdanm 0:9b334a45a8ff 13069 #define UART2_C1 UART_C1_REG(UART2)
bogdanm 0:9b334a45a8ff 13070 #define UART2_C2 UART_C2_REG(UART2)
bogdanm 0:9b334a45a8ff 13071 #define UART2_S1 UART_S1_REG(UART2)
bogdanm 0:9b334a45a8ff 13072 #define UART2_S2 UART_S2_REG(UART2)
bogdanm 0:9b334a45a8ff 13073 #define UART2_C3 UART_C3_REG(UART2)
bogdanm 0:9b334a45a8ff 13074 #define UART2_D UART_D_REG(UART2)
bogdanm 0:9b334a45a8ff 13075 #define UART2_MA1 UART_MA1_REG(UART2)
bogdanm 0:9b334a45a8ff 13076 #define UART2_MA2 UART_MA2_REG(UART2)
bogdanm 0:9b334a45a8ff 13077 #define UART2_C4 UART_C4_REG(UART2)
bogdanm 0:9b334a45a8ff 13078 #define UART2_C5 UART_C5_REG(UART2)
bogdanm 0:9b334a45a8ff 13079 #define UART2_ED UART_ED_REG(UART2)
bogdanm 0:9b334a45a8ff 13080 #define UART2_MODEM UART_MODEM_REG(UART2)
bogdanm 0:9b334a45a8ff 13081 #define UART2_IR UART_IR_REG(UART2)
bogdanm 0:9b334a45a8ff 13082 #define UART2_PFIFO UART_PFIFO_REG(UART2)
bogdanm 0:9b334a45a8ff 13083 #define UART2_CFIFO UART_CFIFO_REG(UART2)
bogdanm 0:9b334a45a8ff 13084 #define UART2_SFIFO UART_SFIFO_REG(UART2)
bogdanm 0:9b334a45a8ff 13085 #define UART2_TWFIFO UART_TWFIFO_REG(UART2)
bogdanm 0:9b334a45a8ff 13086 #define UART2_TCFIFO UART_TCFIFO_REG(UART2)
bogdanm 0:9b334a45a8ff 13087 #define UART2_RWFIFO UART_RWFIFO_REG(UART2)
bogdanm 0:9b334a45a8ff 13088 #define UART2_RCFIFO UART_RCFIFO_REG(UART2)
bogdanm 0:9b334a45a8ff 13089 /* UART3 */
bogdanm 0:9b334a45a8ff 13090 #define UART3_BDH UART_BDH_REG(UART3)
bogdanm 0:9b334a45a8ff 13091 #define UART3_BDL UART_BDL_REG(UART3)
bogdanm 0:9b334a45a8ff 13092 #define UART3_C1 UART_C1_REG(UART3)
bogdanm 0:9b334a45a8ff 13093 #define UART3_C2 UART_C2_REG(UART3)
bogdanm 0:9b334a45a8ff 13094 #define UART3_S1 UART_S1_REG(UART3)
bogdanm 0:9b334a45a8ff 13095 #define UART3_S2 UART_S2_REG(UART3)
bogdanm 0:9b334a45a8ff 13096 #define UART3_C3 UART_C3_REG(UART3)
bogdanm 0:9b334a45a8ff 13097 #define UART3_D UART_D_REG(UART3)
bogdanm 0:9b334a45a8ff 13098 #define UART3_MA1 UART_MA1_REG(UART3)
bogdanm 0:9b334a45a8ff 13099 #define UART3_MA2 UART_MA2_REG(UART3)
bogdanm 0:9b334a45a8ff 13100 #define UART3_C4 UART_C4_REG(UART3)
bogdanm 0:9b334a45a8ff 13101 #define UART3_C5 UART_C5_REG(UART3)
bogdanm 0:9b334a45a8ff 13102 #define UART3_ED UART_ED_REG(UART3)
bogdanm 0:9b334a45a8ff 13103 #define UART3_MODEM UART_MODEM_REG(UART3)
bogdanm 0:9b334a45a8ff 13104 #define UART3_IR UART_IR_REG(UART3)
bogdanm 0:9b334a45a8ff 13105 #define UART3_PFIFO UART_PFIFO_REG(UART3)
bogdanm 0:9b334a45a8ff 13106 #define UART3_CFIFO UART_CFIFO_REG(UART3)
bogdanm 0:9b334a45a8ff 13107 #define UART3_SFIFO UART_SFIFO_REG(UART3)
bogdanm 0:9b334a45a8ff 13108 #define UART3_TWFIFO UART_TWFIFO_REG(UART3)
bogdanm 0:9b334a45a8ff 13109 #define UART3_TCFIFO UART_TCFIFO_REG(UART3)
bogdanm 0:9b334a45a8ff 13110 #define UART3_RWFIFO UART_RWFIFO_REG(UART3)
bogdanm 0:9b334a45a8ff 13111 #define UART3_RCFIFO UART_RCFIFO_REG(UART3)
bogdanm 0:9b334a45a8ff 13112 /* UART4 */
bogdanm 0:9b334a45a8ff 13113 #define UART4_BDH UART_BDH_REG(UART4)
bogdanm 0:9b334a45a8ff 13114 #define UART4_BDL UART_BDL_REG(UART4)
bogdanm 0:9b334a45a8ff 13115 #define UART4_C1 UART_C1_REG(UART4)
bogdanm 0:9b334a45a8ff 13116 #define UART4_C2 UART_C2_REG(UART4)
bogdanm 0:9b334a45a8ff 13117 #define UART4_S1 UART_S1_REG(UART4)
bogdanm 0:9b334a45a8ff 13118 #define UART4_S2 UART_S2_REG(UART4)
bogdanm 0:9b334a45a8ff 13119 #define UART4_C3 UART_C3_REG(UART4)
bogdanm 0:9b334a45a8ff 13120 #define UART4_D UART_D_REG(UART4)
bogdanm 0:9b334a45a8ff 13121 #define UART4_MA1 UART_MA1_REG(UART4)
bogdanm 0:9b334a45a8ff 13122 #define UART4_MA2 UART_MA2_REG(UART4)
bogdanm 0:9b334a45a8ff 13123 #define UART4_C4 UART_C4_REG(UART4)
bogdanm 0:9b334a45a8ff 13124 #define UART4_C5 UART_C5_REG(UART4)
bogdanm 0:9b334a45a8ff 13125 #define UART4_ED UART_ED_REG(UART4)
bogdanm 0:9b334a45a8ff 13126 #define UART4_MODEM UART_MODEM_REG(UART4)
bogdanm 0:9b334a45a8ff 13127 #define UART4_IR UART_IR_REG(UART4)
bogdanm 0:9b334a45a8ff 13128 #define UART4_PFIFO UART_PFIFO_REG(UART4)
bogdanm 0:9b334a45a8ff 13129 #define UART4_CFIFO UART_CFIFO_REG(UART4)
bogdanm 0:9b334a45a8ff 13130 #define UART4_SFIFO UART_SFIFO_REG(UART4)
bogdanm 0:9b334a45a8ff 13131 #define UART4_TWFIFO UART_TWFIFO_REG(UART4)
bogdanm 0:9b334a45a8ff 13132 #define UART4_TCFIFO UART_TCFIFO_REG(UART4)
bogdanm 0:9b334a45a8ff 13133 #define UART4_RWFIFO UART_RWFIFO_REG(UART4)
bogdanm 0:9b334a45a8ff 13134 #define UART4_RCFIFO UART_RCFIFO_REG(UART4)
bogdanm 0:9b334a45a8ff 13135 /* UART5 */
bogdanm 0:9b334a45a8ff 13136 #define UART5_BDH UART_BDH_REG(UART5)
bogdanm 0:9b334a45a8ff 13137 #define UART5_BDL UART_BDL_REG(UART5)
bogdanm 0:9b334a45a8ff 13138 #define UART5_C1 UART_C1_REG(UART5)
bogdanm 0:9b334a45a8ff 13139 #define UART5_C2 UART_C2_REG(UART5)
bogdanm 0:9b334a45a8ff 13140 #define UART5_S1 UART_S1_REG(UART5)
bogdanm 0:9b334a45a8ff 13141 #define UART5_S2 UART_S2_REG(UART5)
bogdanm 0:9b334a45a8ff 13142 #define UART5_C3 UART_C3_REG(UART5)
bogdanm 0:9b334a45a8ff 13143 #define UART5_D UART_D_REG(UART5)
bogdanm 0:9b334a45a8ff 13144 #define UART5_MA1 UART_MA1_REG(UART5)
bogdanm 0:9b334a45a8ff 13145 #define UART5_MA2 UART_MA2_REG(UART5)
bogdanm 0:9b334a45a8ff 13146 #define UART5_C4 UART_C4_REG(UART5)
bogdanm 0:9b334a45a8ff 13147 #define UART5_C5 UART_C5_REG(UART5)
bogdanm 0:9b334a45a8ff 13148 #define UART5_ED UART_ED_REG(UART5)
bogdanm 0:9b334a45a8ff 13149 #define UART5_MODEM UART_MODEM_REG(UART5)
bogdanm 0:9b334a45a8ff 13150 #define UART5_IR UART_IR_REG(UART5)
bogdanm 0:9b334a45a8ff 13151 #define UART5_PFIFO UART_PFIFO_REG(UART5)
bogdanm 0:9b334a45a8ff 13152 #define UART5_CFIFO UART_CFIFO_REG(UART5)
bogdanm 0:9b334a45a8ff 13153 #define UART5_SFIFO UART_SFIFO_REG(UART5)
bogdanm 0:9b334a45a8ff 13154 #define UART5_TWFIFO UART_TWFIFO_REG(UART5)
bogdanm 0:9b334a45a8ff 13155 #define UART5_TCFIFO UART_TCFIFO_REG(UART5)
bogdanm 0:9b334a45a8ff 13156 #define UART5_RWFIFO UART_RWFIFO_REG(UART5)
bogdanm 0:9b334a45a8ff 13157 #define UART5_RCFIFO UART_RCFIFO_REG(UART5)
bogdanm 0:9b334a45a8ff 13158
bogdanm 0:9b334a45a8ff 13159 /*!
bogdanm 0:9b334a45a8ff 13160 * @}
bogdanm 0:9b334a45a8ff 13161 */ /* end of group UART_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 13162
bogdanm 0:9b334a45a8ff 13163
bogdanm 0:9b334a45a8ff 13164 /*!
bogdanm 0:9b334a45a8ff 13165 * @}
bogdanm 0:9b334a45a8ff 13166 */ /* end of group UART_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 13167
bogdanm 0:9b334a45a8ff 13168
bogdanm 0:9b334a45a8ff 13169 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13170 -- USB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 13171 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13172
bogdanm 0:9b334a45a8ff 13173 /*!
bogdanm 0:9b334a45a8ff 13174 * @addtogroup USB_Peripheral_Access_Layer USB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 13175 * @{
bogdanm 0:9b334a45a8ff 13176 */
bogdanm 0:9b334a45a8ff 13177
bogdanm 0:9b334a45a8ff 13178 /** USB - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 13179 typedef struct {
bogdanm 0:9b334a45a8ff 13180 __I uint8_t PERID; /**< Peripheral ID register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 13181 uint8_t RESERVED_0[3];
bogdanm 0:9b334a45a8ff 13182 __I uint8_t IDCOMP; /**< Peripheral ID Complement register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 13183 uint8_t RESERVED_1[3];
bogdanm 0:9b334a45a8ff 13184 __I uint8_t REV; /**< Peripheral Revision register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 13185 uint8_t RESERVED_2[3];
bogdanm 0:9b334a45a8ff 13186 __I uint8_t ADDINFO; /**< Peripheral Additional Info register, offset: 0xC */
bogdanm 0:9b334a45a8ff 13187 uint8_t RESERVED_3[3];
bogdanm 0:9b334a45a8ff 13188 __IO uint8_t OTGISTAT; /**< OTG Interrupt Status register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 13189 uint8_t RESERVED_4[3];
bogdanm 0:9b334a45a8ff 13190 __IO uint8_t OTGICR; /**< OTG Interrupt Control register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 13191 uint8_t RESERVED_5[3];
bogdanm 0:9b334a45a8ff 13192 __IO uint8_t OTGSTAT; /**< OTG Status register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 13193 uint8_t RESERVED_6[3];
bogdanm 0:9b334a45a8ff 13194 __IO uint8_t OTGCTL; /**< OTG Control register, offset: 0x1C */
bogdanm 0:9b334a45a8ff 13195 uint8_t RESERVED_7[99];
bogdanm 0:9b334a45a8ff 13196 __IO uint8_t ISTAT; /**< Interrupt Status register, offset: 0x80 */
bogdanm 0:9b334a45a8ff 13197 uint8_t RESERVED_8[3];
bogdanm 0:9b334a45a8ff 13198 __IO uint8_t INTEN; /**< Interrupt Enable register, offset: 0x84 */
bogdanm 0:9b334a45a8ff 13199 uint8_t RESERVED_9[3];
bogdanm 0:9b334a45a8ff 13200 __IO uint8_t ERRSTAT; /**< Error Interrupt Status register, offset: 0x88 */
bogdanm 0:9b334a45a8ff 13201 uint8_t RESERVED_10[3];
bogdanm 0:9b334a45a8ff 13202 __IO uint8_t ERREN; /**< Error Interrupt Enable register, offset: 0x8C */
bogdanm 0:9b334a45a8ff 13203 uint8_t RESERVED_11[3];
bogdanm 0:9b334a45a8ff 13204 __I uint8_t STAT; /**< Status register, offset: 0x90 */
bogdanm 0:9b334a45a8ff 13205 uint8_t RESERVED_12[3];
bogdanm 0:9b334a45a8ff 13206 __IO uint8_t CTL; /**< Control register, offset: 0x94 */
bogdanm 0:9b334a45a8ff 13207 uint8_t RESERVED_13[3];
bogdanm 0:9b334a45a8ff 13208 __IO uint8_t ADDR; /**< Address register, offset: 0x98 */
bogdanm 0:9b334a45a8ff 13209 uint8_t RESERVED_14[3];
bogdanm 0:9b334a45a8ff 13210 __IO uint8_t BDTPAGE1; /**< BDT Page register 1, offset: 0x9C */
bogdanm 0:9b334a45a8ff 13211 uint8_t RESERVED_15[3];
bogdanm 0:9b334a45a8ff 13212 __IO uint8_t FRMNUML; /**< Frame Number register Low, offset: 0xA0 */
bogdanm 0:9b334a45a8ff 13213 uint8_t RESERVED_16[3];
bogdanm 0:9b334a45a8ff 13214 __IO uint8_t FRMNUMH; /**< Frame Number register High, offset: 0xA4 */
bogdanm 0:9b334a45a8ff 13215 uint8_t RESERVED_17[3];
bogdanm 0:9b334a45a8ff 13216 __IO uint8_t TOKEN; /**< Token register, offset: 0xA8 */
bogdanm 0:9b334a45a8ff 13217 uint8_t RESERVED_18[3];
bogdanm 0:9b334a45a8ff 13218 __IO uint8_t SOFTHLD; /**< SOF Threshold register, offset: 0xAC */
bogdanm 0:9b334a45a8ff 13219 uint8_t RESERVED_19[3];
bogdanm 0:9b334a45a8ff 13220 __IO uint8_t BDTPAGE2; /**< BDT Page Register 2, offset: 0xB0 */
bogdanm 0:9b334a45a8ff 13221 uint8_t RESERVED_20[3];
bogdanm 0:9b334a45a8ff 13222 __IO uint8_t BDTPAGE3; /**< BDT Page Register 3, offset: 0xB4 */
bogdanm 0:9b334a45a8ff 13223 uint8_t RESERVED_21[11];
bogdanm 0:9b334a45a8ff 13224 struct { /* offset: 0xC0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 13225 __IO uint8_t ENDPT; /**< Endpoint Control register, array offset: 0xC0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 13226 uint8_t RESERVED_0[3];
bogdanm 0:9b334a45a8ff 13227 } ENDPOINT[16];
bogdanm 0:9b334a45a8ff 13228 __IO uint8_t USBCTRL; /**< USB Control register, offset: 0x100 */
bogdanm 0:9b334a45a8ff 13229 uint8_t RESERVED_22[3];
bogdanm 0:9b334a45a8ff 13230 __I uint8_t OBSERVE; /**< USB OTG Observe register, offset: 0x104 */
bogdanm 0:9b334a45a8ff 13231 uint8_t RESERVED_23[3];
bogdanm 0:9b334a45a8ff 13232 __IO uint8_t CONTROL; /**< USB OTG Control register, offset: 0x108 */
bogdanm 0:9b334a45a8ff 13233 uint8_t RESERVED_24[3];
bogdanm 0:9b334a45a8ff 13234 __IO uint8_t USBTRC0; /**< USB Transceiver Control register 0, offset: 0x10C */
bogdanm 0:9b334a45a8ff 13235 uint8_t RESERVED_25[7];
bogdanm 0:9b334a45a8ff 13236 __IO uint8_t USBFRMADJUST; /**< Frame Adjust Register, offset: 0x114 */
bogdanm 0:9b334a45a8ff 13237 uint8_t RESERVED_26[43];
bogdanm 0:9b334a45a8ff 13238 __IO uint8_t CLK_RECOVER_CTRL; /**< USB Clock recovery control, offset: 0x140 */
bogdanm 0:9b334a45a8ff 13239 uint8_t RESERVED_27[3];
bogdanm 0:9b334a45a8ff 13240 __IO uint8_t CLK_RECOVER_IRC_EN; /**< IRC48M oscillator enable register, offset: 0x144 */
bogdanm 0:9b334a45a8ff 13241 uint8_t RESERVED_28[23];
bogdanm 0:9b334a45a8ff 13242 __IO uint8_t CLK_RECOVER_INT_STATUS; /**< Clock recovery separated interrupt status, offset: 0x15C */
bogdanm 0:9b334a45a8ff 13243 } USB_Type, *USB_MemMapPtr;
bogdanm 0:9b334a45a8ff 13244
bogdanm 0:9b334a45a8ff 13245 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13246 -- USB - Register accessor macros
bogdanm 0:9b334a45a8ff 13247 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13248
bogdanm 0:9b334a45a8ff 13249 /*!
bogdanm 0:9b334a45a8ff 13250 * @addtogroup USB_Register_Accessor_Macros USB - Register accessor macros
bogdanm 0:9b334a45a8ff 13251 * @{
bogdanm 0:9b334a45a8ff 13252 */
bogdanm 0:9b334a45a8ff 13253
bogdanm 0:9b334a45a8ff 13254
bogdanm 0:9b334a45a8ff 13255 /* USB - Register accessors */
bogdanm 0:9b334a45a8ff 13256 #define USB_PERID_REG(base) ((base)->PERID)
bogdanm 0:9b334a45a8ff 13257 #define USB_IDCOMP_REG(base) ((base)->IDCOMP)
bogdanm 0:9b334a45a8ff 13258 #define USB_REV_REG(base) ((base)->REV)
bogdanm 0:9b334a45a8ff 13259 #define USB_ADDINFO_REG(base) ((base)->ADDINFO)
bogdanm 0:9b334a45a8ff 13260 #define USB_OTGISTAT_REG(base) ((base)->OTGISTAT)
bogdanm 0:9b334a45a8ff 13261 #define USB_OTGICR_REG(base) ((base)->OTGICR)
bogdanm 0:9b334a45a8ff 13262 #define USB_OTGSTAT_REG(base) ((base)->OTGSTAT)
bogdanm 0:9b334a45a8ff 13263 #define USB_OTGCTL_REG(base) ((base)->OTGCTL)
bogdanm 0:9b334a45a8ff 13264 #define USB_ISTAT_REG(base) ((base)->ISTAT)
bogdanm 0:9b334a45a8ff 13265 #define USB_INTEN_REG(base) ((base)->INTEN)
bogdanm 0:9b334a45a8ff 13266 #define USB_ERRSTAT_REG(base) ((base)->ERRSTAT)
bogdanm 0:9b334a45a8ff 13267 #define USB_ERREN_REG(base) ((base)->ERREN)
bogdanm 0:9b334a45a8ff 13268 #define USB_STAT_REG(base) ((base)->STAT)
bogdanm 0:9b334a45a8ff 13269 #define USB_CTL_REG(base) ((base)->CTL)
bogdanm 0:9b334a45a8ff 13270 #define USB_ADDR_REG(base) ((base)->ADDR)
bogdanm 0:9b334a45a8ff 13271 #define USB_BDTPAGE1_REG(base) ((base)->BDTPAGE1)
bogdanm 0:9b334a45a8ff 13272 #define USB_FRMNUML_REG(base) ((base)->FRMNUML)
bogdanm 0:9b334a45a8ff 13273 #define USB_FRMNUMH_REG(base) ((base)->FRMNUMH)
bogdanm 0:9b334a45a8ff 13274 #define USB_TOKEN_REG(base) ((base)->TOKEN)
bogdanm 0:9b334a45a8ff 13275 #define USB_SOFTHLD_REG(base) ((base)->SOFTHLD)
bogdanm 0:9b334a45a8ff 13276 #define USB_BDTPAGE2_REG(base) ((base)->BDTPAGE2)
bogdanm 0:9b334a45a8ff 13277 #define USB_BDTPAGE3_REG(base) ((base)->BDTPAGE3)
bogdanm 0:9b334a45a8ff 13278 #define USB_ENDPT_REG(base,index) ((base)->ENDPOINT[index].ENDPT)
bogdanm 0:9b334a45a8ff 13279 #define USB_USBCTRL_REG(base) ((base)->USBCTRL)
bogdanm 0:9b334a45a8ff 13280 #define USB_OBSERVE_REG(base) ((base)->OBSERVE)
bogdanm 0:9b334a45a8ff 13281 #define USB_CONTROL_REG(base) ((base)->CONTROL)
bogdanm 0:9b334a45a8ff 13282 #define USB_USBTRC0_REG(base) ((base)->USBTRC0)
bogdanm 0:9b334a45a8ff 13283 #define USB_USBFRMADJUST_REG(base) ((base)->USBFRMADJUST)
bogdanm 0:9b334a45a8ff 13284 #define USB_CLK_RECOVER_CTRL_REG(base) ((base)->CLK_RECOVER_CTRL)
bogdanm 0:9b334a45a8ff 13285 #define USB_CLK_RECOVER_IRC_EN_REG(base) ((base)->CLK_RECOVER_IRC_EN)
bogdanm 0:9b334a45a8ff 13286 #define USB_CLK_RECOVER_INT_STATUS_REG(base) ((base)->CLK_RECOVER_INT_STATUS)
bogdanm 0:9b334a45a8ff 13287
bogdanm 0:9b334a45a8ff 13288 /*!
bogdanm 0:9b334a45a8ff 13289 * @}
bogdanm 0:9b334a45a8ff 13290 */ /* end of group USB_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 13291
bogdanm 0:9b334a45a8ff 13292
bogdanm 0:9b334a45a8ff 13293 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13294 -- USB Register Masks
bogdanm 0:9b334a45a8ff 13295 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13296
bogdanm 0:9b334a45a8ff 13297 /*!
bogdanm 0:9b334a45a8ff 13298 * @addtogroup USB_Register_Masks USB Register Masks
bogdanm 0:9b334a45a8ff 13299 * @{
bogdanm 0:9b334a45a8ff 13300 */
bogdanm 0:9b334a45a8ff 13301
bogdanm 0:9b334a45a8ff 13302 /* PERID Bit Fields */
bogdanm 0:9b334a45a8ff 13303 #define USB_PERID_ID_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 13304 #define USB_PERID_ID_SHIFT 0
bogdanm 0:9b334a45a8ff 13305 #define USB_PERID_ID(x) (((uint8_t)(((uint8_t)(x))<<USB_PERID_ID_SHIFT))&USB_PERID_ID_MASK)
bogdanm 0:9b334a45a8ff 13306 /* IDCOMP Bit Fields */
bogdanm 0:9b334a45a8ff 13307 #define USB_IDCOMP_NID_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 13308 #define USB_IDCOMP_NID_SHIFT 0
bogdanm 0:9b334a45a8ff 13309 #define USB_IDCOMP_NID(x) (((uint8_t)(((uint8_t)(x))<<USB_IDCOMP_NID_SHIFT))&USB_IDCOMP_NID_MASK)
bogdanm 0:9b334a45a8ff 13310 /* REV Bit Fields */
bogdanm 0:9b334a45a8ff 13311 #define USB_REV_REV_MASK 0xFFu
bogdanm 0:9b334a45a8ff 13312 #define USB_REV_REV_SHIFT 0
bogdanm 0:9b334a45a8ff 13313 #define USB_REV_REV(x) (((uint8_t)(((uint8_t)(x))<<USB_REV_REV_SHIFT))&USB_REV_REV_MASK)
bogdanm 0:9b334a45a8ff 13314 /* ADDINFO Bit Fields */
bogdanm 0:9b334a45a8ff 13315 #define USB_ADDINFO_IEHOST_MASK 0x1u
bogdanm 0:9b334a45a8ff 13316 #define USB_ADDINFO_IEHOST_SHIFT 0
bogdanm 0:9b334a45a8ff 13317 #define USB_ADDINFO_IRQNUM_MASK 0xF8u
bogdanm 0:9b334a45a8ff 13318 #define USB_ADDINFO_IRQNUM_SHIFT 3
bogdanm 0:9b334a45a8ff 13319 #define USB_ADDINFO_IRQNUM(x) (((uint8_t)(((uint8_t)(x))<<USB_ADDINFO_IRQNUM_SHIFT))&USB_ADDINFO_IRQNUM_MASK)
bogdanm 0:9b334a45a8ff 13320 /* OTGISTAT Bit Fields */
bogdanm 0:9b334a45a8ff 13321 #define USB_OTGISTAT_AVBUSCHG_MASK 0x1u
bogdanm 0:9b334a45a8ff 13322 #define USB_OTGISTAT_AVBUSCHG_SHIFT 0
bogdanm 0:9b334a45a8ff 13323 #define USB_OTGISTAT_B_SESS_CHG_MASK 0x4u
bogdanm 0:9b334a45a8ff 13324 #define USB_OTGISTAT_B_SESS_CHG_SHIFT 2
bogdanm 0:9b334a45a8ff 13325 #define USB_OTGISTAT_SESSVLDCHG_MASK 0x8u
bogdanm 0:9b334a45a8ff 13326 #define USB_OTGISTAT_SESSVLDCHG_SHIFT 3
bogdanm 0:9b334a45a8ff 13327 #define USB_OTGISTAT_LINE_STATE_CHG_MASK 0x20u
bogdanm 0:9b334a45a8ff 13328 #define USB_OTGISTAT_LINE_STATE_CHG_SHIFT 5
bogdanm 0:9b334a45a8ff 13329 #define USB_OTGISTAT_ONEMSEC_MASK 0x40u
bogdanm 0:9b334a45a8ff 13330 #define USB_OTGISTAT_ONEMSEC_SHIFT 6
bogdanm 0:9b334a45a8ff 13331 #define USB_OTGISTAT_IDCHG_MASK 0x80u
bogdanm 0:9b334a45a8ff 13332 #define USB_OTGISTAT_IDCHG_SHIFT 7
bogdanm 0:9b334a45a8ff 13333 /* OTGICR Bit Fields */
bogdanm 0:9b334a45a8ff 13334 #define USB_OTGICR_AVBUSEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 13335 #define USB_OTGICR_AVBUSEN_SHIFT 0
bogdanm 0:9b334a45a8ff 13336 #define USB_OTGICR_BSESSEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 13337 #define USB_OTGICR_BSESSEN_SHIFT 2
bogdanm 0:9b334a45a8ff 13338 #define USB_OTGICR_SESSVLDEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 13339 #define USB_OTGICR_SESSVLDEN_SHIFT 3
bogdanm 0:9b334a45a8ff 13340 #define USB_OTGICR_LINESTATEEN_MASK 0x20u
bogdanm 0:9b334a45a8ff 13341 #define USB_OTGICR_LINESTATEEN_SHIFT 5
bogdanm 0:9b334a45a8ff 13342 #define USB_OTGICR_ONEMSECEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 13343 #define USB_OTGICR_ONEMSECEN_SHIFT 6
bogdanm 0:9b334a45a8ff 13344 #define USB_OTGICR_IDEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 13345 #define USB_OTGICR_IDEN_SHIFT 7
bogdanm 0:9b334a45a8ff 13346 /* OTGSTAT Bit Fields */
bogdanm 0:9b334a45a8ff 13347 #define USB_OTGSTAT_AVBUSVLD_MASK 0x1u
bogdanm 0:9b334a45a8ff 13348 #define USB_OTGSTAT_AVBUSVLD_SHIFT 0
bogdanm 0:9b334a45a8ff 13349 #define USB_OTGSTAT_BSESSEND_MASK 0x4u
bogdanm 0:9b334a45a8ff 13350 #define USB_OTGSTAT_BSESSEND_SHIFT 2
bogdanm 0:9b334a45a8ff 13351 #define USB_OTGSTAT_SESS_VLD_MASK 0x8u
bogdanm 0:9b334a45a8ff 13352 #define USB_OTGSTAT_SESS_VLD_SHIFT 3
bogdanm 0:9b334a45a8ff 13353 #define USB_OTGSTAT_LINESTATESTABLE_MASK 0x20u
bogdanm 0:9b334a45a8ff 13354 #define USB_OTGSTAT_LINESTATESTABLE_SHIFT 5
bogdanm 0:9b334a45a8ff 13355 #define USB_OTGSTAT_ONEMSECEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 13356 #define USB_OTGSTAT_ONEMSECEN_SHIFT 6
bogdanm 0:9b334a45a8ff 13357 #define USB_OTGSTAT_ID_MASK 0x80u
bogdanm 0:9b334a45a8ff 13358 #define USB_OTGSTAT_ID_SHIFT 7
bogdanm 0:9b334a45a8ff 13359 /* OTGCTL Bit Fields */
bogdanm 0:9b334a45a8ff 13360 #define USB_OTGCTL_OTGEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 13361 #define USB_OTGCTL_OTGEN_SHIFT 2
bogdanm 0:9b334a45a8ff 13362 #define USB_OTGCTL_DMLOW_MASK 0x10u
bogdanm 0:9b334a45a8ff 13363 #define USB_OTGCTL_DMLOW_SHIFT 4
bogdanm 0:9b334a45a8ff 13364 #define USB_OTGCTL_DPLOW_MASK 0x20u
bogdanm 0:9b334a45a8ff 13365 #define USB_OTGCTL_DPLOW_SHIFT 5
bogdanm 0:9b334a45a8ff 13366 #define USB_OTGCTL_DPHIGH_MASK 0x80u
bogdanm 0:9b334a45a8ff 13367 #define USB_OTGCTL_DPHIGH_SHIFT 7
bogdanm 0:9b334a45a8ff 13368 /* ISTAT Bit Fields */
bogdanm 0:9b334a45a8ff 13369 #define USB_ISTAT_USBRST_MASK 0x1u
bogdanm 0:9b334a45a8ff 13370 #define USB_ISTAT_USBRST_SHIFT 0
bogdanm 0:9b334a45a8ff 13371 #define USB_ISTAT_ERROR_MASK 0x2u
bogdanm 0:9b334a45a8ff 13372 #define USB_ISTAT_ERROR_SHIFT 1
bogdanm 0:9b334a45a8ff 13373 #define USB_ISTAT_SOFTOK_MASK 0x4u
bogdanm 0:9b334a45a8ff 13374 #define USB_ISTAT_SOFTOK_SHIFT 2
bogdanm 0:9b334a45a8ff 13375 #define USB_ISTAT_TOKDNE_MASK 0x8u
bogdanm 0:9b334a45a8ff 13376 #define USB_ISTAT_TOKDNE_SHIFT 3
bogdanm 0:9b334a45a8ff 13377 #define USB_ISTAT_SLEEP_MASK 0x10u
bogdanm 0:9b334a45a8ff 13378 #define USB_ISTAT_SLEEP_SHIFT 4
bogdanm 0:9b334a45a8ff 13379 #define USB_ISTAT_RESUME_MASK 0x20u
bogdanm 0:9b334a45a8ff 13380 #define USB_ISTAT_RESUME_SHIFT 5
bogdanm 0:9b334a45a8ff 13381 #define USB_ISTAT_ATTACH_MASK 0x40u
bogdanm 0:9b334a45a8ff 13382 #define USB_ISTAT_ATTACH_SHIFT 6
bogdanm 0:9b334a45a8ff 13383 #define USB_ISTAT_STALL_MASK 0x80u
bogdanm 0:9b334a45a8ff 13384 #define USB_ISTAT_STALL_SHIFT 7
bogdanm 0:9b334a45a8ff 13385 /* INTEN Bit Fields */
bogdanm 0:9b334a45a8ff 13386 #define USB_INTEN_USBRSTEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 13387 #define USB_INTEN_USBRSTEN_SHIFT 0
bogdanm 0:9b334a45a8ff 13388 #define USB_INTEN_ERROREN_MASK 0x2u
bogdanm 0:9b334a45a8ff 13389 #define USB_INTEN_ERROREN_SHIFT 1
bogdanm 0:9b334a45a8ff 13390 #define USB_INTEN_SOFTOKEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 13391 #define USB_INTEN_SOFTOKEN_SHIFT 2
bogdanm 0:9b334a45a8ff 13392 #define USB_INTEN_TOKDNEEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 13393 #define USB_INTEN_TOKDNEEN_SHIFT 3
bogdanm 0:9b334a45a8ff 13394 #define USB_INTEN_SLEEPEN_MASK 0x10u
bogdanm 0:9b334a45a8ff 13395 #define USB_INTEN_SLEEPEN_SHIFT 4
bogdanm 0:9b334a45a8ff 13396 #define USB_INTEN_RESUMEEN_MASK 0x20u
bogdanm 0:9b334a45a8ff 13397 #define USB_INTEN_RESUMEEN_SHIFT 5
bogdanm 0:9b334a45a8ff 13398 #define USB_INTEN_ATTACHEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 13399 #define USB_INTEN_ATTACHEN_SHIFT 6
bogdanm 0:9b334a45a8ff 13400 #define USB_INTEN_STALLEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 13401 #define USB_INTEN_STALLEN_SHIFT 7
bogdanm 0:9b334a45a8ff 13402 /* ERRSTAT Bit Fields */
bogdanm 0:9b334a45a8ff 13403 #define USB_ERRSTAT_PIDERR_MASK 0x1u
bogdanm 0:9b334a45a8ff 13404 #define USB_ERRSTAT_PIDERR_SHIFT 0
bogdanm 0:9b334a45a8ff 13405 #define USB_ERRSTAT_CRC5EOF_MASK 0x2u
bogdanm 0:9b334a45a8ff 13406 #define USB_ERRSTAT_CRC5EOF_SHIFT 1
bogdanm 0:9b334a45a8ff 13407 #define USB_ERRSTAT_CRC16_MASK 0x4u
bogdanm 0:9b334a45a8ff 13408 #define USB_ERRSTAT_CRC16_SHIFT 2
bogdanm 0:9b334a45a8ff 13409 #define USB_ERRSTAT_DFN8_MASK 0x8u
bogdanm 0:9b334a45a8ff 13410 #define USB_ERRSTAT_DFN8_SHIFT 3
bogdanm 0:9b334a45a8ff 13411 #define USB_ERRSTAT_BTOERR_MASK 0x10u
bogdanm 0:9b334a45a8ff 13412 #define USB_ERRSTAT_BTOERR_SHIFT 4
bogdanm 0:9b334a45a8ff 13413 #define USB_ERRSTAT_DMAERR_MASK 0x20u
bogdanm 0:9b334a45a8ff 13414 #define USB_ERRSTAT_DMAERR_SHIFT 5
bogdanm 0:9b334a45a8ff 13415 #define USB_ERRSTAT_BTSERR_MASK 0x80u
bogdanm 0:9b334a45a8ff 13416 #define USB_ERRSTAT_BTSERR_SHIFT 7
bogdanm 0:9b334a45a8ff 13417 /* ERREN Bit Fields */
bogdanm 0:9b334a45a8ff 13418 #define USB_ERREN_PIDERREN_MASK 0x1u
bogdanm 0:9b334a45a8ff 13419 #define USB_ERREN_PIDERREN_SHIFT 0
bogdanm 0:9b334a45a8ff 13420 #define USB_ERREN_CRC5EOFEN_MASK 0x2u
bogdanm 0:9b334a45a8ff 13421 #define USB_ERREN_CRC5EOFEN_SHIFT 1
bogdanm 0:9b334a45a8ff 13422 #define USB_ERREN_CRC16EN_MASK 0x4u
bogdanm 0:9b334a45a8ff 13423 #define USB_ERREN_CRC16EN_SHIFT 2
bogdanm 0:9b334a45a8ff 13424 #define USB_ERREN_DFN8EN_MASK 0x8u
bogdanm 0:9b334a45a8ff 13425 #define USB_ERREN_DFN8EN_SHIFT 3
bogdanm 0:9b334a45a8ff 13426 #define USB_ERREN_BTOERREN_MASK 0x10u
bogdanm 0:9b334a45a8ff 13427 #define USB_ERREN_BTOERREN_SHIFT 4
bogdanm 0:9b334a45a8ff 13428 #define USB_ERREN_DMAERREN_MASK 0x20u
bogdanm 0:9b334a45a8ff 13429 #define USB_ERREN_DMAERREN_SHIFT 5
bogdanm 0:9b334a45a8ff 13430 #define USB_ERREN_BTSERREN_MASK 0x80u
bogdanm 0:9b334a45a8ff 13431 #define USB_ERREN_BTSERREN_SHIFT 7
bogdanm 0:9b334a45a8ff 13432 /* STAT Bit Fields */
bogdanm 0:9b334a45a8ff 13433 #define USB_STAT_ODD_MASK 0x4u
bogdanm 0:9b334a45a8ff 13434 #define USB_STAT_ODD_SHIFT 2
bogdanm 0:9b334a45a8ff 13435 #define USB_STAT_TX_MASK 0x8u
bogdanm 0:9b334a45a8ff 13436 #define USB_STAT_TX_SHIFT 3
bogdanm 0:9b334a45a8ff 13437 #define USB_STAT_ENDP_MASK 0xF0u
bogdanm 0:9b334a45a8ff 13438 #define USB_STAT_ENDP_SHIFT 4
bogdanm 0:9b334a45a8ff 13439 #define USB_STAT_ENDP(x) (((uint8_t)(((uint8_t)(x))<<USB_STAT_ENDP_SHIFT))&USB_STAT_ENDP_MASK)
bogdanm 0:9b334a45a8ff 13440 /* CTL Bit Fields */
bogdanm 0:9b334a45a8ff 13441 #define USB_CTL_USBENSOFEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 13442 #define USB_CTL_USBENSOFEN_SHIFT 0
bogdanm 0:9b334a45a8ff 13443 #define USB_CTL_ODDRST_MASK 0x2u
bogdanm 0:9b334a45a8ff 13444 #define USB_CTL_ODDRST_SHIFT 1
bogdanm 0:9b334a45a8ff 13445 #define USB_CTL_RESUME_MASK 0x4u
bogdanm 0:9b334a45a8ff 13446 #define USB_CTL_RESUME_SHIFT 2
bogdanm 0:9b334a45a8ff 13447 #define USB_CTL_HOSTMODEEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 13448 #define USB_CTL_HOSTMODEEN_SHIFT 3
bogdanm 0:9b334a45a8ff 13449 #define USB_CTL_RESET_MASK 0x10u
bogdanm 0:9b334a45a8ff 13450 #define USB_CTL_RESET_SHIFT 4
bogdanm 0:9b334a45a8ff 13451 #define USB_CTL_TXSUSPENDTOKENBUSY_MASK 0x20u
bogdanm 0:9b334a45a8ff 13452 #define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT 5
bogdanm 0:9b334a45a8ff 13453 #define USB_CTL_SE0_MASK 0x40u
bogdanm 0:9b334a45a8ff 13454 #define USB_CTL_SE0_SHIFT 6
bogdanm 0:9b334a45a8ff 13455 #define USB_CTL_JSTATE_MASK 0x80u
bogdanm 0:9b334a45a8ff 13456 #define USB_CTL_JSTATE_SHIFT 7
bogdanm 0:9b334a45a8ff 13457 /* ADDR Bit Fields */
bogdanm 0:9b334a45a8ff 13458 #define USB_ADDR_ADDR_MASK 0x7Fu
bogdanm 0:9b334a45a8ff 13459 #define USB_ADDR_ADDR_SHIFT 0
bogdanm 0:9b334a45a8ff 13460 #define USB_ADDR_ADDR(x) (((uint8_t)(((uint8_t)(x))<<USB_ADDR_ADDR_SHIFT))&USB_ADDR_ADDR_MASK)
bogdanm 0:9b334a45a8ff 13461 #define USB_ADDR_LSEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 13462 #define USB_ADDR_LSEN_SHIFT 7
bogdanm 0:9b334a45a8ff 13463 /* BDTPAGE1 Bit Fields */
bogdanm 0:9b334a45a8ff 13464 #define USB_BDTPAGE1_BDTBA_MASK 0xFEu
bogdanm 0:9b334a45a8ff 13465 #define USB_BDTPAGE1_BDTBA_SHIFT 1
bogdanm 0:9b334a45a8ff 13466 #define USB_BDTPAGE1_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE1_BDTBA_SHIFT))&USB_BDTPAGE1_BDTBA_MASK)
bogdanm 0:9b334a45a8ff 13467 /* FRMNUML Bit Fields */
bogdanm 0:9b334a45a8ff 13468 #define USB_FRMNUML_FRM_MASK 0xFFu
bogdanm 0:9b334a45a8ff 13469 #define USB_FRMNUML_FRM_SHIFT 0
bogdanm 0:9b334a45a8ff 13470 #define USB_FRMNUML_FRM(x) (((uint8_t)(((uint8_t)(x))<<USB_FRMNUML_FRM_SHIFT))&USB_FRMNUML_FRM_MASK)
bogdanm 0:9b334a45a8ff 13471 /* FRMNUMH Bit Fields */
bogdanm 0:9b334a45a8ff 13472 #define USB_FRMNUMH_FRM_MASK 0x7u
bogdanm 0:9b334a45a8ff 13473 #define USB_FRMNUMH_FRM_SHIFT 0
bogdanm 0:9b334a45a8ff 13474 #define USB_FRMNUMH_FRM(x) (((uint8_t)(((uint8_t)(x))<<USB_FRMNUMH_FRM_SHIFT))&USB_FRMNUMH_FRM_MASK)
bogdanm 0:9b334a45a8ff 13475 /* TOKEN Bit Fields */
bogdanm 0:9b334a45a8ff 13476 #define USB_TOKEN_TOKENENDPT_MASK 0xFu
bogdanm 0:9b334a45a8ff 13477 #define USB_TOKEN_TOKENENDPT_SHIFT 0
bogdanm 0:9b334a45a8ff 13478 #define USB_TOKEN_TOKENENDPT(x) (((uint8_t)(((uint8_t)(x))<<USB_TOKEN_TOKENENDPT_SHIFT))&USB_TOKEN_TOKENENDPT_MASK)
bogdanm 0:9b334a45a8ff 13479 #define USB_TOKEN_TOKENPID_MASK 0xF0u
bogdanm 0:9b334a45a8ff 13480 #define USB_TOKEN_TOKENPID_SHIFT 4
bogdanm 0:9b334a45a8ff 13481 #define USB_TOKEN_TOKENPID(x) (((uint8_t)(((uint8_t)(x))<<USB_TOKEN_TOKENPID_SHIFT))&USB_TOKEN_TOKENPID_MASK)
bogdanm 0:9b334a45a8ff 13482 /* SOFTHLD Bit Fields */
bogdanm 0:9b334a45a8ff 13483 #define USB_SOFTHLD_CNT_MASK 0xFFu
bogdanm 0:9b334a45a8ff 13484 #define USB_SOFTHLD_CNT_SHIFT 0
bogdanm 0:9b334a45a8ff 13485 #define USB_SOFTHLD_CNT(x) (((uint8_t)(((uint8_t)(x))<<USB_SOFTHLD_CNT_SHIFT))&USB_SOFTHLD_CNT_MASK)
bogdanm 0:9b334a45a8ff 13486 /* BDTPAGE2 Bit Fields */
bogdanm 0:9b334a45a8ff 13487 #define USB_BDTPAGE2_BDTBA_MASK 0xFFu
bogdanm 0:9b334a45a8ff 13488 #define USB_BDTPAGE2_BDTBA_SHIFT 0
bogdanm 0:9b334a45a8ff 13489 #define USB_BDTPAGE2_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE2_BDTBA_SHIFT))&USB_BDTPAGE2_BDTBA_MASK)
bogdanm 0:9b334a45a8ff 13490 /* BDTPAGE3 Bit Fields */
bogdanm 0:9b334a45a8ff 13491 #define USB_BDTPAGE3_BDTBA_MASK 0xFFu
bogdanm 0:9b334a45a8ff 13492 #define USB_BDTPAGE3_BDTBA_SHIFT 0
bogdanm 0:9b334a45a8ff 13493 #define USB_BDTPAGE3_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE3_BDTBA_SHIFT))&USB_BDTPAGE3_BDTBA_MASK)
bogdanm 0:9b334a45a8ff 13494 /* ENDPT Bit Fields */
bogdanm 0:9b334a45a8ff 13495 #define USB_ENDPT_EPHSHK_MASK 0x1u
bogdanm 0:9b334a45a8ff 13496 #define USB_ENDPT_EPHSHK_SHIFT 0
bogdanm 0:9b334a45a8ff 13497 #define USB_ENDPT_EPSTALL_MASK 0x2u
bogdanm 0:9b334a45a8ff 13498 #define USB_ENDPT_EPSTALL_SHIFT 1
bogdanm 0:9b334a45a8ff 13499 #define USB_ENDPT_EPTXEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 13500 #define USB_ENDPT_EPTXEN_SHIFT 2
bogdanm 0:9b334a45a8ff 13501 #define USB_ENDPT_EPRXEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 13502 #define USB_ENDPT_EPRXEN_SHIFT 3
bogdanm 0:9b334a45a8ff 13503 #define USB_ENDPT_EPCTLDIS_MASK 0x10u
bogdanm 0:9b334a45a8ff 13504 #define USB_ENDPT_EPCTLDIS_SHIFT 4
bogdanm 0:9b334a45a8ff 13505 #define USB_ENDPT_RETRYDIS_MASK 0x40u
bogdanm 0:9b334a45a8ff 13506 #define USB_ENDPT_RETRYDIS_SHIFT 6
bogdanm 0:9b334a45a8ff 13507 #define USB_ENDPT_HOSTWOHUB_MASK 0x80u
bogdanm 0:9b334a45a8ff 13508 #define USB_ENDPT_HOSTWOHUB_SHIFT 7
bogdanm 0:9b334a45a8ff 13509 /* USBCTRL Bit Fields */
bogdanm 0:9b334a45a8ff 13510 #define USB_USBCTRL_PDE_MASK 0x40u
bogdanm 0:9b334a45a8ff 13511 #define USB_USBCTRL_PDE_SHIFT 6
bogdanm 0:9b334a45a8ff 13512 #define USB_USBCTRL_SUSP_MASK 0x80u
bogdanm 0:9b334a45a8ff 13513 #define USB_USBCTRL_SUSP_SHIFT 7
bogdanm 0:9b334a45a8ff 13514 /* OBSERVE Bit Fields */
bogdanm 0:9b334a45a8ff 13515 #define USB_OBSERVE_DMPD_MASK 0x10u
bogdanm 0:9b334a45a8ff 13516 #define USB_OBSERVE_DMPD_SHIFT 4
bogdanm 0:9b334a45a8ff 13517 #define USB_OBSERVE_DPPD_MASK 0x40u
bogdanm 0:9b334a45a8ff 13518 #define USB_OBSERVE_DPPD_SHIFT 6
bogdanm 0:9b334a45a8ff 13519 #define USB_OBSERVE_DPPU_MASK 0x80u
bogdanm 0:9b334a45a8ff 13520 #define USB_OBSERVE_DPPU_SHIFT 7
bogdanm 0:9b334a45a8ff 13521 /* CONTROL Bit Fields */
bogdanm 0:9b334a45a8ff 13522 #define USB_CONTROL_DPPULLUPNONOTG_MASK 0x10u
bogdanm 0:9b334a45a8ff 13523 #define USB_CONTROL_DPPULLUPNONOTG_SHIFT 4
bogdanm 0:9b334a45a8ff 13524 /* USBTRC0 Bit Fields */
bogdanm 0:9b334a45a8ff 13525 #define USB_USBTRC0_USB_RESUME_INT_MASK 0x1u
bogdanm 0:9b334a45a8ff 13526 #define USB_USBTRC0_USB_RESUME_INT_SHIFT 0
bogdanm 0:9b334a45a8ff 13527 #define USB_USBTRC0_SYNC_DET_MASK 0x2u
bogdanm 0:9b334a45a8ff 13528 #define USB_USBTRC0_SYNC_DET_SHIFT 1
bogdanm 0:9b334a45a8ff 13529 #define USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK 0x4u
bogdanm 0:9b334a45a8ff 13530 #define USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT 2
bogdanm 0:9b334a45a8ff 13531 #define USB_USBTRC0_USBRESMEN_MASK 0x20u
bogdanm 0:9b334a45a8ff 13532 #define USB_USBTRC0_USBRESMEN_SHIFT 5
bogdanm 0:9b334a45a8ff 13533 #define USB_USBTRC0_USBRESET_MASK 0x80u
bogdanm 0:9b334a45a8ff 13534 #define USB_USBTRC0_USBRESET_SHIFT 7
bogdanm 0:9b334a45a8ff 13535 /* USBFRMADJUST Bit Fields */
bogdanm 0:9b334a45a8ff 13536 #define USB_USBFRMADJUST_ADJ_MASK 0xFFu
bogdanm 0:9b334a45a8ff 13537 #define USB_USBFRMADJUST_ADJ_SHIFT 0
bogdanm 0:9b334a45a8ff 13538 #define USB_USBFRMADJUST_ADJ(x) (((uint8_t)(((uint8_t)(x))<<USB_USBFRMADJUST_ADJ_SHIFT))&USB_USBFRMADJUST_ADJ_MASK)
bogdanm 0:9b334a45a8ff 13539 /* CLK_RECOVER_CTRL Bit Fields */
bogdanm 0:9b334a45a8ff 13540 #define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK 0x20u
bogdanm 0:9b334a45a8ff 13541 #define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT 5
bogdanm 0:9b334a45a8ff 13542 #define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK 0x40u
bogdanm 0:9b334a45a8ff 13543 #define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT 6
bogdanm 0:9b334a45a8ff 13544 #define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK 0x80u
bogdanm 0:9b334a45a8ff 13545 #define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT 7
bogdanm 0:9b334a45a8ff 13546 /* CLK_RECOVER_IRC_EN Bit Fields */
bogdanm 0:9b334a45a8ff 13547 #define USB_CLK_RECOVER_IRC_EN_REG_EN_MASK 0x1u
bogdanm 0:9b334a45a8ff 13548 #define USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT 0
bogdanm 0:9b334a45a8ff 13549 #define USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK 0x2u
bogdanm 0:9b334a45a8ff 13550 #define USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT 1
bogdanm 0:9b334a45a8ff 13551 /* CLK_RECOVER_INT_STATUS Bit Fields */
bogdanm 0:9b334a45a8ff 13552 #define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK 0x10u
bogdanm 0:9b334a45a8ff 13553 #define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT 4
bogdanm 0:9b334a45a8ff 13554
bogdanm 0:9b334a45a8ff 13555 /*!
bogdanm 0:9b334a45a8ff 13556 * @}
bogdanm 0:9b334a45a8ff 13557 */ /* end of group USB_Register_Masks */
bogdanm 0:9b334a45a8ff 13558
bogdanm 0:9b334a45a8ff 13559
bogdanm 0:9b334a45a8ff 13560 /* USB - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 13561 /** Peripheral USB0 base address */
bogdanm 0:9b334a45a8ff 13562 #define USB0_BASE (0x40072000u)
bogdanm 0:9b334a45a8ff 13563 /** Peripheral USB0 base pointer */
bogdanm 0:9b334a45a8ff 13564 #define USB0 ((USB_Type *)USB0_BASE)
bogdanm 0:9b334a45a8ff 13565 #define USB0_BASE_PTR (USB0)
bogdanm 0:9b334a45a8ff 13566 /** Array initializer of USB peripheral base addresses */
bogdanm 0:9b334a45a8ff 13567 #define USB_BASE_ADDRS { USB0_BASE }
bogdanm 0:9b334a45a8ff 13568 /** Array initializer of USB peripheral base pointers */
bogdanm 0:9b334a45a8ff 13569 #define USB_BASE_PTRS { USB0 }
bogdanm 0:9b334a45a8ff 13570 /** Interrupt vectors for the USB peripheral type */
bogdanm 0:9b334a45a8ff 13571 #define USB_IRQS { USB0_IRQn }
bogdanm 0:9b334a45a8ff 13572
bogdanm 0:9b334a45a8ff 13573 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13574 -- USB - Register accessor macros
bogdanm 0:9b334a45a8ff 13575 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13576
bogdanm 0:9b334a45a8ff 13577 /*!
bogdanm 0:9b334a45a8ff 13578 * @addtogroup USB_Register_Accessor_Macros USB - Register accessor macros
bogdanm 0:9b334a45a8ff 13579 * @{
bogdanm 0:9b334a45a8ff 13580 */
bogdanm 0:9b334a45a8ff 13581
bogdanm 0:9b334a45a8ff 13582
bogdanm 0:9b334a45a8ff 13583 /* USB - Register instance definitions */
bogdanm 0:9b334a45a8ff 13584 /* USB0 */
bogdanm 0:9b334a45a8ff 13585 #define USB0_PERID USB_PERID_REG(USB0)
bogdanm 0:9b334a45a8ff 13586 #define USB0_IDCOMP USB_IDCOMP_REG(USB0)
bogdanm 0:9b334a45a8ff 13587 #define USB0_REV USB_REV_REG(USB0)
bogdanm 0:9b334a45a8ff 13588 #define USB0_ADDINFO USB_ADDINFO_REG(USB0)
bogdanm 0:9b334a45a8ff 13589 #define USB0_OTGISTAT USB_OTGISTAT_REG(USB0)
bogdanm 0:9b334a45a8ff 13590 #define USB0_OTGICR USB_OTGICR_REG(USB0)
bogdanm 0:9b334a45a8ff 13591 #define USB0_OTGSTAT USB_OTGSTAT_REG(USB0)
bogdanm 0:9b334a45a8ff 13592 #define USB0_OTGCTL USB_OTGCTL_REG(USB0)
bogdanm 0:9b334a45a8ff 13593 #define USB0_ISTAT USB_ISTAT_REG(USB0)
bogdanm 0:9b334a45a8ff 13594 #define USB0_INTEN USB_INTEN_REG(USB0)
bogdanm 0:9b334a45a8ff 13595 #define USB0_ERRSTAT USB_ERRSTAT_REG(USB0)
bogdanm 0:9b334a45a8ff 13596 #define USB0_ERREN USB_ERREN_REG(USB0)
bogdanm 0:9b334a45a8ff 13597 #define USB0_STAT USB_STAT_REG(USB0)
bogdanm 0:9b334a45a8ff 13598 #define USB0_CTL USB_CTL_REG(USB0)
bogdanm 0:9b334a45a8ff 13599 #define USB0_ADDR USB_ADDR_REG(USB0)
bogdanm 0:9b334a45a8ff 13600 #define USB0_BDTPAGE1 USB_BDTPAGE1_REG(USB0)
bogdanm 0:9b334a45a8ff 13601 #define USB0_FRMNUML USB_FRMNUML_REG(USB0)
bogdanm 0:9b334a45a8ff 13602 #define USB0_FRMNUMH USB_FRMNUMH_REG(USB0)
bogdanm 0:9b334a45a8ff 13603 #define USB0_TOKEN USB_TOKEN_REG(USB0)
bogdanm 0:9b334a45a8ff 13604 #define USB0_SOFTHLD USB_SOFTHLD_REG(USB0)
bogdanm 0:9b334a45a8ff 13605 #define USB0_BDTPAGE2 USB_BDTPAGE2_REG(USB0)
bogdanm 0:9b334a45a8ff 13606 #define USB0_BDTPAGE3 USB_BDTPAGE3_REG(USB0)
bogdanm 0:9b334a45a8ff 13607 #define USB0_ENDPT0 USB_ENDPT_REG(USB0,0)
bogdanm 0:9b334a45a8ff 13608 #define USB0_ENDPT1 USB_ENDPT_REG(USB0,1)
bogdanm 0:9b334a45a8ff 13609 #define USB0_ENDPT2 USB_ENDPT_REG(USB0,2)
bogdanm 0:9b334a45a8ff 13610 #define USB0_ENDPT3 USB_ENDPT_REG(USB0,3)
bogdanm 0:9b334a45a8ff 13611 #define USB0_ENDPT4 USB_ENDPT_REG(USB0,4)
bogdanm 0:9b334a45a8ff 13612 #define USB0_ENDPT5 USB_ENDPT_REG(USB0,5)
bogdanm 0:9b334a45a8ff 13613 #define USB0_ENDPT6 USB_ENDPT_REG(USB0,6)
bogdanm 0:9b334a45a8ff 13614 #define USB0_ENDPT7 USB_ENDPT_REG(USB0,7)
bogdanm 0:9b334a45a8ff 13615 #define USB0_ENDPT8 USB_ENDPT_REG(USB0,8)
bogdanm 0:9b334a45a8ff 13616 #define USB0_ENDPT9 USB_ENDPT_REG(USB0,9)
bogdanm 0:9b334a45a8ff 13617 #define USB0_ENDPT10 USB_ENDPT_REG(USB0,10)
bogdanm 0:9b334a45a8ff 13618 #define USB0_ENDPT11 USB_ENDPT_REG(USB0,11)
bogdanm 0:9b334a45a8ff 13619 #define USB0_ENDPT12 USB_ENDPT_REG(USB0,12)
bogdanm 0:9b334a45a8ff 13620 #define USB0_ENDPT13 USB_ENDPT_REG(USB0,13)
bogdanm 0:9b334a45a8ff 13621 #define USB0_ENDPT14 USB_ENDPT_REG(USB0,14)
bogdanm 0:9b334a45a8ff 13622 #define USB0_ENDPT15 USB_ENDPT_REG(USB0,15)
bogdanm 0:9b334a45a8ff 13623 #define USB0_USBCTRL USB_USBCTRL_REG(USB0)
bogdanm 0:9b334a45a8ff 13624 #define USB0_OBSERVE USB_OBSERVE_REG(USB0)
bogdanm 0:9b334a45a8ff 13625 #define USB0_CONTROL USB_CONTROL_REG(USB0)
bogdanm 0:9b334a45a8ff 13626 #define USB0_USBTRC0 USB_USBTRC0_REG(USB0)
bogdanm 0:9b334a45a8ff 13627 #define USB0_USBFRMADJUST USB_USBFRMADJUST_REG(USB0)
bogdanm 0:9b334a45a8ff 13628 #define USB0_CLK_RECOVER_CTRL USB_CLK_RECOVER_CTRL_REG(USB0)
bogdanm 0:9b334a45a8ff 13629 #define USB0_CLK_RECOVER_IRC_EN USB_CLK_RECOVER_IRC_EN_REG(USB0)
bogdanm 0:9b334a45a8ff 13630 #define USB0_CLK_RECOVER_INT_STATUS USB_CLK_RECOVER_INT_STATUS_REG(USB0)
bogdanm 0:9b334a45a8ff 13631
bogdanm 0:9b334a45a8ff 13632 /* USB - Register array accessors */
bogdanm 0:9b334a45a8ff 13633 #define USB0_ENDPT(index) USB_ENDPT_REG(USB0,index)
bogdanm 0:9b334a45a8ff 13634
bogdanm 0:9b334a45a8ff 13635 /*!
bogdanm 0:9b334a45a8ff 13636 * @}
bogdanm 0:9b334a45a8ff 13637 */ /* end of group USB_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 13638
bogdanm 0:9b334a45a8ff 13639
bogdanm 0:9b334a45a8ff 13640 /*!
bogdanm 0:9b334a45a8ff 13641 * @}
bogdanm 0:9b334a45a8ff 13642 */ /* end of group USB_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 13643
bogdanm 0:9b334a45a8ff 13644
bogdanm 0:9b334a45a8ff 13645 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13646 -- USBDCD Peripheral Access Layer
bogdanm 0:9b334a45a8ff 13647 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13648
bogdanm 0:9b334a45a8ff 13649 /*!
bogdanm 0:9b334a45a8ff 13650 * @addtogroup USBDCD_Peripheral_Access_Layer USBDCD Peripheral Access Layer
bogdanm 0:9b334a45a8ff 13651 * @{
bogdanm 0:9b334a45a8ff 13652 */
bogdanm 0:9b334a45a8ff 13653
bogdanm 0:9b334a45a8ff 13654 /** USBDCD - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 13655 typedef struct {
bogdanm 0:9b334a45a8ff 13656 __IO uint32_t CONTROL; /**< Control register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 13657 __IO uint32_t CLOCK; /**< Clock register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 13658 __I uint32_t STATUS; /**< Status register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 13659 uint8_t RESERVED_0[4];
bogdanm 0:9b334a45a8ff 13660 __IO uint32_t TIMER0; /**< TIMER0 register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 13661 __IO uint32_t TIMER1; /**< TIMER1 register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 13662 union { /* offset: 0x18 */
bogdanm 0:9b334a45a8ff 13663 __IO uint32_t TIMER2_BC11; /**< TIMER2_BC11 register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 13664 __IO uint32_t TIMER2_BC12; /**< TIMER2_BC12 register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 13665 };
bogdanm 0:9b334a45a8ff 13666 } USBDCD_Type, *USBDCD_MemMapPtr;
bogdanm 0:9b334a45a8ff 13667
bogdanm 0:9b334a45a8ff 13668 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13669 -- USBDCD - Register accessor macros
bogdanm 0:9b334a45a8ff 13670 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13671
bogdanm 0:9b334a45a8ff 13672 /*!
bogdanm 0:9b334a45a8ff 13673 * @addtogroup USBDCD_Register_Accessor_Macros USBDCD - Register accessor macros
bogdanm 0:9b334a45a8ff 13674 * @{
bogdanm 0:9b334a45a8ff 13675 */
bogdanm 0:9b334a45a8ff 13676
bogdanm 0:9b334a45a8ff 13677
bogdanm 0:9b334a45a8ff 13678 /* USBDCD - Register accessors */
bogdanm 0:9b334a45a8ff 13679 #define USBDCD_CONTROL_REG(base) ((base)->CONTROL)
bogdanm 0:9b334a45a8ff 13680 #define USBDCD_CLOCK_REG(base) ((base)->CLOCK)
bogdanm 0:9b334a45a8ff 13681 #define USBDCD_STATUS_REG(base) ((base)->STATUS)
bogdanm 0:9b334a45a8ff 13682 #define USBDCD_TIMER0_REG(base) ((base)->TIMER0)
bogdanm 0:9b334a45a8ff 13683 #define USBDCD_TIMER1_REG(base) ((base)->TIMER1)
bogdanm 0:9b334a45a8ff 13684 #define USBDCD_TIMER2_BC11_REG(base) ((base)->TIMER2_BC11)
bogdanm 0:9b334a45a8ff 13685 #define USBDCD_TIMER2_BC12_REG(base) ((base)->TIMER2_BC12)
bogdanm 0:9b334a45a8ff 13686
bogdanm 0:9b334a45a8ff 13687 /*!
bogdanm 0:9b334a45a8ff 13688 * @}
bogdanm 0:9b334a45a8ff 13689 */ /* end of group USBDCD_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 13690
bogdanm 0:9b334a45a8ff 13691
bogdanm 0:9b334a45a8ff 13692 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13693 -- USBDCD Register Masks
bogdanm 0:9b334a45a8ff 13694 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13695
bogdanm 0:9b334a45a8ff 13696 /*!
bogdanm 0:9b334a45a8ff 13697 * @addtogroup USBDCD_Register_Masks USBDCD Register Masks
bogdanm 0:9b334a45a8ff 13698 * @{
bogdanm 0:9b334a45a8ff 13699 */
bogdanm 0:9b334a45a8ff 13700
bogdanm 0:9b334a45a8ff 13701 /* CONTROL Bit Fields */
bogdanm 0:9b334a45a8ff 13702 #define USBDCD_CONTROL_IACK_MASK 0x1u
bogdanm 0:9b334a45a8ff 13703 #define USBDCD_CONTROL_IACK_SHIFT 0
bogdanm 0:9b334a45a8ff 13704 #define USBDCD_CONTROL_IF_MASK 0x100u
bogdanm 0:9b334a45a8ff 13705 #define USBDCD_CONTROL_IF_SHIFT 8
bogdanm 0:9b334a45a8ff 13706 #define USBDCD_CONTROL_IE_MASK 0x10000u
bogdanm 0:9b334a45a8ff 13707 #define USBDCD_CONTROL_IE_SHIFT 16
bogdanm 0:9b334a45a8ff 13708 #define USBDCD_CONTROL_BC12_MASK 0x20000u
bogdanm 0:9b334a45a8ff 13709 #define USBDCD_CONTROL_BC12_SHIFT 17
bogdanm 0:9b334a45a8ff 13710 #define USBDCD_CONTROL_START_MASK 0x1000000u
bogdanm 0:9b334a45a8ff 13711 #define USBDCD_CONTROL_START_SHIFT 24
bogdanm 0:9b334a45a8ff 13712 #define USBDCD_CONTROL_SR_MASK 0x2000000u
bogdanm 0:9b334a45a8ff 13713 #define USBDCD_CONTROL_SR_SHIFT 25
bogdanm 0:9b334a45a8ff 13714 /* CLOCK Bit Fields */
bogdanm 0:9b334a45a8ff 13715 #define USBDCD_CLOCK_CLOCK_UNIT_MASK 0x1u
bogdanm 0:9b334a45a8ff 13716 #define USBDCD_CLOCK_CLOCK_UNIT_SHIFT 0
bogdanm 0:9b334a45a8ff 13717 #define USBDCD_CLOCK_CLOCK_SPEED_MASK 0xFFCu
bogdanm 0:9b334a45a8ff 13718 #define USBDCD_CLOCK_CLOCK_SPEED_SHIFT 2
bogdanm 0:9b334a45a8ff 13719 #define USBDCD_CLOCK_CLOCK_SPEED(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&USBDCD_CLOCK_CLOCK_SPEED_MASK)
bogdanm 0:9b334a45a8ff 13720 /* STATUS Bit Fields */
bogdanm 0:9b334a45a8ff 13721 #define USBDCD_STATUS_SEQ_RES_MASK 0x30000u
bogdanm 0:9b334a45a8ff 13722 #define USBDCD_STATUS_SEQ_RES_SHIFT 16
bogdanm 0:9b334a45a8ff 13723 #define USBDCD_STATUS_SEQ_RES(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_STATUS_SEQ_RES_SHIFT))&USBDCD_STATUS_SEQ_RES_MASK)
bogdanm 0:9b334a45a8ff 13724 #define USBDCD_STATUS_SEQ_STAT_MASK 0xC0000u
bogdanm 0:9b334a45a8ff 13725 #define USBDCD_STATUS_SEQ_STAT_SHIFT 18
bogdanm 0:9b334a45a8ff 13726 #define USBDCD_STATUS_SEQ_STAT(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_STATUS_SEQ_STAT_SHIFT))&USBDCD_STATUS_SEQ_STAT_MASK)
bogdanm 0:9b334a45a8ff 13727 #define USBDCD_STATUS_ERR_MASK 0x100000u
bogdanm 0:9b334a45a8ff 13728 #define USBDCD_STATUS_ERR_SHIFT 20
bogdanm 0:9b334a45a8ff 13729 #define USBDCD_STATUS_TO_MASK 0x200000u
bogdanm 0:9b334a45a8ff 13730 #define USBDCD_STATUS_TO_SHIFT 21
bogdanm 0:9b334a45a8ff 13731 #define USBDCD_STATUS_ACTIVE_MASK 0x400000u
bogdanm 0:9b334a45a8ff 13732 #define USBDCD_STATUS_ACTIVE_SHIFT 22
bogdanm 0:9b334a45a8ff 13733 /* TIMER0 Bit Fields */
bogdanm 0:9b334a45a8ff 13734 #define USBDCD_TIMER0_TUNITCON_MASK 0xFFFu
bogdanm 0:9b334a45a8ff 13735 #define USBDCD_TIMER0_TUNITCON_SHIFT 0
bogdanm 0:9b334a45a8ff 13736 #define USBDCD_TIMER0_TUNITCON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER0_TUNITCON_SHIFT))&USBDCD_TIMER0_TUNITCON_MASK)
bogdanm 0:9b334a45a8ff 13737 #define USBDCD_TIMER0_TSEQ_INIT_MASK 0x3FF0000u
bogdanm 0:9b334a45a8ff 13738 #define USBDCD_TIMER0_TSEQ_INIT_SHIFT 16
bogdanm 0:9b334a45a8ff 13739 #define USBDCD_TIMER0_TSEQ_INIT(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER0_TSEQ_INIT_SHIFT))&USBDCD_TIMER0_TSEQ_INIT_MASK)
bogdanm 0:9b334a45a8ff 13740 /* TIMER1 Bit Fields */
bogdanm 0:9b334a45a8ff 13741 #define USBDCD_TIMER1_TVDPSRC_ON_MASK 0x3FFu
bogdanm 0:9b334a45a8ff 13742 #define USBDCD_TIMER1_TVDPSRC_ON_SHIFT 0
bogdanm 0:9b334a45a8ff 13743 #define USBDCD_TIMER1_TVDPSRC_ON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&USBDCD_TIMER1_TVDPSRC_ON_MASK)
bogdanm 0:9b334a45a8ff 13744 #define USBDCD_TIMER1_TDCD_DBNC_MASK 0x3FF0000u
bogdanm 0:9b334a45a8ff 13745 #define USBDCD_TIMER1_TDCD_DBNC_SHIFT 16
bogdanm 0:9b334a45a8ff 13746 #define USBDCD_TIMER1_TDCD_DBNC(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER1_TDCD_DBNC_SHIFT))&USBDCD_TIMER1_TDCD_DBNC_MASK)
bogdanm 0:9b334a45a8ff 13747 /* TIMER2_BC11 Bit Fields */
bogdanm 0:9b334a45a8ff 13748 #define USBDCD_TIMER2_BC11_CHECK_DM_MASK 0xFu
bogdanm 0:9b334a45a8ff 13749 #define USBDCD_TIMER2_BC11_CHECK_DM_SHIFT 0
bogdanm 0:9b334a45a8ff 13750 #define USBDCD_TIMER2_BC11_CHECK_DM(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER2_BC11_CHECK_DM_SHIFT))&USBDCD_TIMER2_BC11_CHECK_DM_MASK)
bogdanm 0:9b334a45a8ff 13751 #define USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK 0x3FF0000u
bogdanm 0:9b334a45a8ff 13752 #define USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT 16
bogdanm 0:9b334a45a8ff 13753 #define USBDCD_TIMER2_BC11_TVDPSRC_CON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT))&USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK)
bogdanm 0:9b334a45a8ff 13754 /* TIMER2_BC12 Bit Fields */
bogdanm 0:9b334a45a8ff 13755 #define USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK 0x3FFu
bogdanm 0:9b334a45a8ff 13756 #define USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT 0
bogdanm 0:9b334a45a8ff 13757 #define USBDCD_TIMER2_BC12_TVDMSRC_ON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT))&USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK)
bogdanm 0:9b334a45a8ff 13758 #define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK 0x3FF0000u
bogdanm 0:9b334a45a8ff 13759 #define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT 16
bogdanm 0:9b334a45a8ff 13760 #define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT))&USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK)
bogdanm 0:9b334a45a8ff 13761
bogdanm 0:9b334a45a8ff 13762 /*!
bogdanm 0:9b334a45a8ff 13763 * @}
bogdanm 0:9b334a45a8ff 13764 */ /* end of group USBDCD_Register_Masks */
bogdanm 0:9b334a45a8ff 13765
bogdanm 0:9b334a45a8ff 13766
bogdanm 0:9b334a45a8ff 13767 /* USBDCD - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 13768 /** Peripheral USBDCD base address */
bogdanm 0:9b334a45a8ff 13769 #define USBDCD_BASE (0x40035000u)
bogdanm 0:9b334a45a8ff 13770 /** Peripheral USBDCD base pointer */
bogdanm 0:9b334a45a8ff 13771 #define USBDCD ((USBDCD_Type *)USBDCD_BASE)
bogdanm 0:9b334a45a8ff 13772 #define USBDCD_BASE_PTR (USBDCD)
bogdanm 0:9b334a45a8ff 13773 /** Array initializer of USBDCD peripheral base addresses */
bogdanm 0:9b334a45a8ff 13774 #define USBDCD_BASE_ADDRS { USBDCD_BASE }
bogdanm 0:9b334a45a8ff 13775 /** Array initializer of USBDCD peripheral base pointers */
bogdanm 0:9b334a45a8ff 13776 #define USBDCD_BASE_PTRS { USBDCD }
bogdanm 0:9b334a45a8ff 13777 /** Interrupt vectors for the USBDCD peripheral type */
bogdanm 0:9b334a45a8ff 13778 #define USBDCD_IRQS { USBDCD_IRQn }
bogdanm 0:9b334a45a8ff 13779
bogdanm 0:9b334a45a8ff 13780 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13781 -- USBDCD - Register accessor macros
bogdanm 0:9b334a45a8ff 13782 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13783
bogdanm 0:9b334a45a8ff 13784 /*!
bogdanm 0:9b334a45a8ff 13785 * @addtogroup USBDCD_Register_Accessor_Macros USBDCD - Register accessor macros
bogdanm 0:9b334a45a8ff 13786 * @{
bogdanm 0:9b334a45a8ff 13787 */
bogdanm 0:9b334a45a8ff 13788
bogdanm 0:9b334a45a8ff 13789
bogdanm 0:9b334a45a8ff 13790 /* USBDCD - Register instance definitions */
bogdanm 0:9b334a45a8ff 13791 /* USBDCD */
bogdanm 0:9b334a45a8ff 13792 #define USBDCD_CONTROL USBDCD_CONTROL_REG(USBDCD)
bogdanm 0:9b334a45a8ff 13793 #define USBDCD_CLOCK USBDCD_CLOCK_REG(USBDCD)
bogdanm 0:9b334a45a8ff 13794 #define USBDCD_STATUS USBDCD_STATUS_REG(USBDCD)
bogdanm 0:9b334a45a8ff 13795 #define USBDCD_TIMER0 USBDCD_TIMER0_REG(USBDCD)
bogdanm 0:9b334a45a8ff 13796 #define USBDCD_TIMER1 USBDCD_TIMER1_REG(USBDCD)
bogdanm 0:9b334a45a8ff 13797 #define USBDCD_TIMER2_BC11 USBDCD_TIMER2_BC11_REG(USBDCD)
bogdanm 0:9b334a45a8ff 13798 #define USBDCD_TIMER2_BC12 USBDCD_TIMER2_BC12_REG(USBDCD)
bogdanm 0:9b334a45a8ff 13799
bogdanm 0:9b334a45a8ff 13800 /*!
bogdanm 0:9b334a45a8ff 13801 * @}
bogdanm 0:9b334a45a8ff 13802 */ /* end of group USBDCD_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 13803
bogdanm 0:9b334a45a8ff 13804
bogdanm 0:9b334a45a8ff 13805 /*!
bogdanm 0:9b334a45a8ff 13806 * @}
bogdanm 0:9b334a45a8ff 13807 */ /* end of group USBDCD_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 13808
bogdanm 0:9b334a45a8ff 13809
bogdanm 0:9b334a45a8ff 13810 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13811 -- VREF Peripheral Access Layer
bogdanm 0:9b334a45a8ff 13812 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13813
bogdanm 0:9b334a45a8ff 13814 /*!
bogdanm 0:9b334a45a8ff 13815 * @addtogroup VREF_Peripheral_Access_Layer VREF Peripheral Access Layer
bogdanm 0:9b334a45a8ff 13816 * @{
bogdanm 0:9b334a45a8ff 13817 */
bogdanm 0:9b334a45a8ff 13818
bogdanm 0:9b334a45a8ff 13819 /** VREF - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 13820 typedef struct {
bogdanm 0:9b334a45a8ff 13821 __IO uint8_t TRM; /**< VREF Trim Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 13822 __IO uint8_t SC; /**< VREF Status and Control Register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 13823 } VREF_Type, *VREF_MemMapPtr;
bogdanm 0:9b334a45a8ff 13824
bogdanm 0:9b334a45a8ff 13825 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13826 -- VREF - Register accessor macros
bogdanm 0:9b334a45a8ff 13827 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13828
bogdanm 0:9b334a45a8ff 13829 /*!
bogdanm 0:9b334a45a8ff 13830 * @addtogroup VREF_Register_Accessor_Macros VREF - Register accessor macros
bogdanm 0:9b334a45a8ff 13831 * @{
bogdanm 0:9b334a45a8ff 13832 */
bogdanm 0:9b334a45a8ff 13833
bogdanm 0:9b334a45a8ff 13834
bogdanm 0:9b334a45a8ff 13835 /* VREF - Register accessors */
bogdanm 0:9b334a45a8ff 13836 #define VREF_TRM_REG(base) ((base)->TRM)
bogdanm 0:9b334a45a8ff 13837 #define VREF_SC_REG(base) ((base)->SC)
bogdanm 0:9b334a45a8ff 13838
bogdanm 0:9b334a45a8ff 13839 /*!
bogdanm 0:9b334a45a8ff 13840 * @}
bogdanm 0:9b334a45a8ff 13841 */ /* end of group VREF_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 13842
bogdanm 0:9b334a45a8ff 13843
bogdanm 0:9b334a45a8ff 13844 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13845 -- VREF Register Masks
bogdanm 0:9b334a45a8ff 13846 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13847
bogdanm 0:9b334a45a8ff 13848 /*!
bogdanm 0:9b334a45a8ff 13849 * @addtogroup VREF_Register_Masks VREF Register Masks
bogdanm 0:9b334a45a8ff 13850 * @{
bogdanm 0:9b334a45a8ff 13851 */
bogdanm 0:9b334a45a8ff 13852
bogdanm 0:9b334a45a8ff 13853 /* TRM Bit Fields */
bogdanm 0:9b334a45a8ff 13854 #define VREF_TRM_TRIM_MASK 0x3Fu
bogdanm 0:9b334a45a8ff 13855 #define VREF_TRM_TRIM_SHIFT 0
bogdanm 0:9b334a45a8ff 13856 #define VREF_TRM_TRIM(x) (((uint8_t)(((uint8_t)(x))<<VREF_TRM_TRIM_SHIFT))&VREF_TRM_TRIM_MASK)
bogdanm 0:9b334a45a8ff 13857 #define VREF_TRM_CHOPEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 13858 #define VREF_TRM_CHOPEN_SHIFT 6
bogdanm 0:9b334a45a8ff 13859 /* SC Bit Fields */
bogdanm 0:9b334a45a8ff 13860 #define VREF_SC_MODE_LV_MASK 0x3u
bogdanm 0:9b334a45a8ff 13861 #define VREF_SC_MODE_LV_SHIFT 0
bogdanm 0:9b334a45a8ff 13862 #define VREF_SC_MODE_LV(x) (((uint8_t)(((uint8_t)(x))<<VREF_SC_MODE_LV_SHIFT))&VREF_SC_MODE_LV_MASK)
bogdanm 0:9b334a45a8ff 13863 #define VREF_SC_VREFST_MASK 0x4u
bogdanm 0:9b334a45a8ff 13864 #define VREF_SC_VREFST_SHIFT 2
bogdanm 0:9b334a45a8ff 13865 #define VREF_SC_ICOMPEN_MASK 0x20u
bogdanm 0:9b334a45a8ff 13866 #define VREF_SC_ICOMPEN_SHIFT 5
bogdanm 0:9b334a45a8ff 13867 #define VREF_SC_REGEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 13868 #define VREF_SC_REGEN_SHIFT 6
bogdanm 0:9b334a45a8ff 13869 #define VREF_SC_VREFEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 13870 #define VREF_SC_VREFEN_SHIFT 7
bogdanm 0:9b334a45a8ff 13871
bogdanm 0:9b334a45a8ff 13872 /*!
bogdanm 0:9b334a45a8ff 13873 * @}
bogdanm 0:9b334a45a8ff 13874 */ /* end of group VREF_Register_Masks */
bogdanm 0:9b334a45a8ff 13875
bogdanm 0:9b334a45a8ff 13876
bogdanm 0:9b334a45a8ff 13877 /* VREF - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 13878 /** Peripheral VREF base address */
bogdanm 0:9b334a45a8ff 13879 #define VREF_BASE (0x40074000u)
bogdanm 0:9b334a45a8ff 13880 /** Peripheral VREF base pointer */
bogdanm 0:9b334a45a8ff 13881 #define VREF ((VREF_Type *)VREF_BASE)
bogdanm 0:9b334a45a8ff 13882 #define VREF_BASE_PTR (VREF)
bogdanm 0:9b334a45a8ff 13883 /** Array initializer of VREF peripheral base addresses */
bogdanm 0:9b334a45a8ff 13884 #define VREF_BASE_ADDRS { VREF_BASE }
bogdanm 0:9b334a45a8ff 13885 /** Array initializer of VREF peripheral base pointers */
bogdanm 0:9b334a45a8ff 13886 #define VREF_BASE_PTRS { VREF }
bogdanm 0:9b334a45a8ff 13887
bogdanm 0:9b334a45a8ff 13888 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13889 -- VREF - Register accessor macros
bogdanm 0:9b334a45a8ff 13890 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13891
bogdanm 0:9b334a45a8ff 13892 /*!
bogdanm 0:9b334a45a8ff 13893 * @addtogroup VREF_Register_Accessor_Macros VREF - Register accessor macros
bogdanm 0:9b334a45a8ff 13894 * @{
bogdanm 0:9b334a45a8ff 13895 */
bogdanm 0:9b334a45a8ff 13896
bogdanm 0:9b334a45a8ff 13897
bogdanm 0:9b334a45a8ff 13898 /* VREF - Register instance definitions */
bogdanm 0:9b334a45a8ff 13899 /* VREF */
bogdanm 0:9b334a45a8ff 13900 #define VREF_TRM VREF_TRM_REG(VREF)
bogdanm 0:9b334a45a8ff 13901 #define VREF_SC VREF_SC_REG(VREF)
bogdanm 0:9b334a45a8ff 13902
bogdanm 0:9b334a45a8ff 13903 /*!
bogdanm 0:9b334a45a8ff 13904 * @}
bogdanm 0:9b334a45a8ff 13905 */ /* end of group VREF_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 13906
bogdanm 0:9b334a45a8ff 13907
bogdanm 0:9b334a45a8ff 13908 /*!
bogdanm 0:9b334a45a8ff 13909 * @}
bogdanm 0:9b334a45a8ff 13910 */ /* end of group VREF_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 13911
bogdanm 0:9b334a45a8ff 13912
bogdanm 0:9b334a45a8ff 13913 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13914 -- WDOG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 13915 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13916
bogdanm 0:9b334a45a8ff 13917 /*!
bogdanm 0:9b334a45a8ff 13918 * @addtogroup WDOG_Peripheral_Access_Layer WDOG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 13919 * @{
bogdanm 0:9b334a45a8ff 13920 */
bogdanm 0:9b334a45a8ff 13921
bogdanm 0:9b334a45a8ff 13922 /** WDOG - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 13923 typedef struct {
bogdanm 0:9b334a45a8ff 13924 __IO uint16_t STCTRLH; /**< Watchdog Status and Control Register High, offset: 0x0 */
bogdanm 0:9b334a45a8ff 13925 __IO uint16_t STCTRLL; /**< Watchdog Status and Control Register Low, offset: 0x2 */
bogdanm 0:9b334a45a8ff 13926 __IO uint16_t TOVALH; /**< Watchdog Time-out Value Register High, offset: 0x4 */
bogdanm 0:9b334a45a8ff 13927 __IO uint16_t TOVALL; /**< Watchdog Time-out Value Register Low, offset: 0x6 */
bogdanm 0:9b334a45a8ff 13928 __IO uint16_t WINH; /**< Watchdog Window Register High, offset: 0x8 */
bogdanm 0:9b334a45a8ff 13929 __IO uint16_t WINL; /**< Watchdog Window Register Low, offset: 0xA */
bogdanm 0:9b334a45a8ff 13930 __IO uint16_t REFRESH; /**< Watchdog Refresh register, offset: 0xC */
bogdanm 0:9b334a45a8ff 13931 __IO uint16_t UNLOCK; /**< Watchdog Unlock register, offset: 0xE */
bogdanm 0:9b334a45a8ff 13932 __IO uint16_t TMROUTH; /**< Watchdog Timer Output Register High, offset: 0x10 */
bogdanm 0:9b334a45a8ff 13933 __IO uint16_t TMROUTL; /**< Watchdog Timer Output Register Low, offset: 0x12 */
bogdanm 0:9b334a45a8ff 13934 __IO uint16_t RSTCNT; /**< Watchdog Reset Count register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 13935 __IO uint16_t PRESC; /**< Watchdog Prescaler register, offset: 0x16 */
bogdanm 0:9b334a45a8ff 13936 } WDOG_Type, *WDOG_MemMapPtr;
bogdanm 0:9b334a45a8ff 13937
bogdanm 0:9b334a45a8ff 13938 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13939 -- WDOG - Register accessor macros
bogdanm 0:9b334a45a8ff 13940 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13941
bogdanm 0:9b334a45a8ff 13942 /*!
bogdanm 0:9b334a45a8ff 13943 * @addtogroup WDOG_Register_Accessor_Macros WDOG - Register accessor macros
bogdanm 0:9b334a45a8ff 13944 * @{
bogdanm 0:9b334a45a8ff 13945 */
bogdanm 0:9b334a45a8ff 13946
bogdanm 0:9b334a45a8ff 13947
bogdanm 0:9b334a45a8ff 13948 /* WDOG - Register accessors */
bogdanm 0:9b334a45a8ff 13949 #define WDOG_STCTRLH_REG(base) ((base)->STCTRLH)
bogdanm 0:9b334a45a8ff 13950 #define WDOG_STCTRLL_REG(base) ((base)->STCTRLL)
bogdanm 0:9b334a45a8ff 13951 #define WDOG_TOVALH_REG(base) ((base)->TOVALH)
bogdanm 0:9b334a45a8ff 13952 #define WDOG_TOVALL_REG(base) ((base)->TOVALL)
bogdanm 0:9b334a45a8ff 13953 #define WDOG_WINH_REG(base) ((base)->WINH)
bogdanm 0:9b334a45a8ff 13954 #define WDOG_WINL_REG(base) ((base)->WINL)
bogdanm 0:9b334a45a8ff 13955 #define WDOG_REFRESH_REG(base) ((base)->REFRESH)
bogdanm 0:9b334a45a8ff 13956 #define WDOG_UNLOCK_REG(base) ((base)->UNLOCK)
bogdanm 0:9b334a45a8ff 13957 #define WDOG_TMROUTH_REG(base) ((base)->TMROUTH)
bogdanm 0:9b334a45a8ff 13958 #define WDOG_TMROUTL_REG(base) ((base)->TMROUTL)
bogdanm 0:9b334a45a8ff 13959 #define WDOG_RSTCNT_REG(base) ((base)->RSTCNT)
bogdanm 0:9b334a45a8ff 13960 #define WDOG_PRESC_REG(base) ((base)->PRESC)
bogdanm 0:9b334a45a8ff 13961
bogdanm 0:9b334a45a8ff 13962 /*!
bogdanm 0:9b334a45a8ff 13963 * @}
bogdanm 0:9b334a45a8ff 13964 */ /* end of group WDOG_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 13965
bogdanm 0:9b334a45a8ff 13966
bogdanm 0:9b334a45a8ff 13967 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 13968 -- WDOG Register Masks
bogdanm 0:9b334a45a8ff 13969 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 13970
bogdanm 0:9b334a45a8ff 13971 /*!
bogdanm 0:9b334a45a8ff 13972 * @addtogroup WDOG_Register_Masks WDOG Register Masks
bogdanm 0:9b334a45a8ff 13973 * @{
bogdanm 0:9b334a45a8ff 13974 */
bogdanm 0:9b334a45a8ff 13975
bogdanm 0:9b334a45a8ff 13976 /* STCTRLH Bit Fields */
bogdanm 0:9b334a45a8ff 13977 #define WDOG_STCTRLH_WDOGEN_MASK 0x1u
bogdanm 0:9b334a45a8ff 13978 #define WDOG_STCTRLH_WDOGEN_SHIFT 0
bogdanm 0:9b334a45a8ff 13979 #define WDOG_STCTRLH_CLKSRC_MASK 0x2u
bogdanm 0:9b334a45a8ff 13980 #define WDOG_STCTRLH_CLKSRC_SHIFT 1
bogdanm 0:9b334a45a8ff 13981 #define WDOG_STCTRLH_IRQRSTEN_MASK 0x4u
bogdanm 0:9b334a45a8ff 13982 #define WDOG_STCTRLH_IRQRSTEN_SHIFT 2
bogdanm 0:9b334a45a8ff 13983 #define WDOG_STCTRLH_WINEN_MASK 0x8u
bogdanm 0:9b334a45a8ff 13984 #define WDOG_STCTRLH_WINEN_SHIFT 3
bogdanm 0:9b334a45a8ff 13985 #define WDOG_STCTRLH_ALLOWUPDATE_MASK 0x10u
bogdanm 0:9b334a45a8ff 13986 #define WDOG_STCTRLH_ALLOWUPDATE_SHIFT 4
bogdanm 0:9b334a45a8ff 13987 #define WDOG_STCTRLH_DBGEN_MASK 0x20u
bogdanm 0:9b334a45a8ff 13988 #define WDOG_STCTRLH_DBGEN_SHIFT 5
bogdanm 0:9b334a45a8ff 13989 #define WDOG_STCTRLH_STOPEN_MASK 0x40u
bogdanm 0:9b334a45a8ff 13990 #define WDOG_STCTRLH_STOPEN_SHIFT 6
bogdanm 0:9b334a45a8ff 13991 #define WDOG_STCTRLH_WAITEN_MASK 0x80u
bogdanm 0:9b334a45a8ff 13992 #define WDOG_STCTRLH_WAITEN_SHIFT 7
bogdanm 0:9b334a45a8ff 13993 #define WDOG_STCTRLH_TESTWDOG_MASK 0x400u
bogdanm 0:9b334a45a8ff 13994 #define WDOG_STCTRLH_TESTWDOG_SHIFT 10
bogdanm 0:9b334a45a8ff 13995 #define WDOG_STCTRLH_TESTSEL_MASK 0x800u
bogdanm 0:9b334a45a8ff 13996 #define WDOG_STCTRLH_TESTSEL_SHIFT 11
bogdanm 0:9b334a45a8ff 13997 #define WDOG_STCTRLH_BYTESEL_MASK 0x3000u
bogdanm 0:9b334a45a8ff 13998 #define WDOG_STCTRLH_BYTESEL_SHIFT 12
bogdanm 0:9b334a45a8ff 13999 #define WDOG_STCTRLH_BYTESEL(x) (((uint16_t)(((uint16_t)(x))<<WDOG_STCTRLH_BYTESEL_SHIFT))&WDOG_STCTRLH_BYTESEL_MASK)
bogdanm 0:9b334a45a8ff 14000 #define WDOG_STCTRLH_DISTESTWDOG_MASK 0x4000u
bogdanm 0:9b334a45a8ff 14001 #define WDOG_STCTRLH_DISTESTWDOG_SHIFT 14
bogdanm 0:9b334a45a8ff 14002 /* STCTRLL Bit Fields */
bogdanm 0:9b334a45a8ff 14003 #define WDOG_STCTRLL_INTFLG_MASK 0x8000u
bogdanm 0:9b334a45a8ff 14004 #define WDOG_STCTRLL_INTFLG_SHIFT 15
bogdanm 0:9b334a45a8ff 14005 /* TOVALH Bit Fields */
bogdanm 0:9b334a45a8ff 14006 #define WDOG_TOVALH_TOVALHIGH_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 14007 #define WDOG_TOVALH_TOVALHIGH_SHIFT 0
bogdanm 0:9b334a45a8ff 14008 #define WDOG_TOVALH_TOVALHIGH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TOVALH_TOVALHIGH_SHIFT))&WDOG_TOVALH_TOVALHIGH_MASK)
bogdanm 0:9b334a45a8ff 14009 /* TOVALL Bit Fields */
bogdanm 0:9b334a45a8ff 14010 #define WDOG_TOVALL_TOVALLOW_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 14011 #define WDOG_TOVALL_TOVALLOW_SHIFT 0
bogdanm 0:9b334a45a8ff 14012 #define WDOG_TOVALL_TOVALLOW(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TOVALL_TOVALLOW_SHIFT))&WDOG_TOVALL_TOVALLOW_MASK)
bogdanm 0:9b334a45a8ff 14013 /* WINH Bit Fields */
bogdanm 0:9b334a45a8ff 14014 #define WDOG_WINH_WINHIGH_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 14015 #define WDOG_WINH_WINHIGH_SHIFT 0
bogdanm 0:9b334a45a8ff 14016 #define WDOG_WINH_WINHIGH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_WINH_WINHIGH_SHIFT))&WDOG_WINH_WINHIGH_MASK)
bogdanm 0:9b334a45a8ff 14017 /* WINL Bit Fields */
bogdanm 0:9b334a45a8ff 14018 #define WDOG_WINL_WINLOW_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 14019 #define WDOG_WINL_WINLOW_SHIFT 0
bogdanm 0:9b334a45a8ff 14020 #define WDOG_WINL_WINLOW(x) (((uint16_t)(((uint16_t)(x))<<WDOG_WINL_WINLOW_SHIFT))&WDOG_WINL_WINLOW_MASK)
bogdanm 0:9b334a45a8ff 14021 /* REFRESH Bit Fields */
bogdanm 0:9b334a45a8ff 14022 #define WDOG_REFRESH_WDOGREFRESH_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 14023 #define WDOG_REFRESH_WDOGREFRESH_SHIFT 0
bogdanm 0:9b334a45a8ff 14024 #define WDOG_REFRESH_WDOGREFRESH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_REFRESH_WDOGREFRESH_SHIFT))&WDOG_REFRESH_WDOGREFRESH_MASK)
bogdanm 0:9b334a45a8ff 14025 /* UNLOCK Bit Fields */
bogdanm 0:9b334a45a8ff 14026 #define WDOG_UNLOCK_WDOGUNLOCK_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 14027 #define WDOG_UNLOCK_WDOGUNLOCK_SHIFT 0
bogdanm 0:9b334a45a8ff 14028 #define WDOG_UNLOCK_WDOGUNLOCK(x) (((uint16_t)(((uint16_t)(x))<<WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&WDOG_UNLOCK_WDOGUNLOCK_MASK)
bogdanm 0:9b334a45a8ff 14029 /* TMROUTH Bit Fields */
bogdanm 0:9b334a45a8ff 14030 #define WDOG_TMROUTH_TIMEROUTHIGH_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 14031 #define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT 0
bogdanm 0:9b334a45a8ff 14032 #define WDOG_TMROUTH_TIMEROUTHIGH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&WDOG_TMROUTH_TIMEROUTHIGH_MASK)
bogdanm 0:9b334a45a8ff 14033 /* TMROUTL Bit Fields */
bogdanm 0:9b334a45a8ff 14034 #define WDOG_TMROUTL_TIMEROUTLOW_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 14035 #define WDOG_TMROUTL_TIMEROUTLOW_SHIFT 0
bogdanm 0:9b334a45a8ff 14036 #define WDOG_TMROUTL_TIMEROUTLOW(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&WDOG_TMROUTL_TIMEROUTLOW_MASK)
bogdanm 0:9b334a45a8ff 14037 /* RSTCNT Bit Fields */
bogdanm 0:9b334a45a8ff 14038 #define WDOG_RSTCNT_RSTCNT_MASK 0xFFFFu
bogdanm 0:9b334a45a8ff 14039 #define WDOG_RSTCNT_RSTCNT_SHIFT 0
bogdanm 0:9b334a45a8ff 14040 #define WDOG_RSTCNT_RSTCNT(x) (((uint16_t)(((uint16_t)(x))<<WDOG_RSTCNT_RSTCNT_SHIFT))&WDOG_RSTCNT_RSTCNT_MASK)
bogdanm 0:9b334a45a8ff 14041 /* PRESC Bit Fields */
bogdanm 0:9b334a45a8ff 14042 #define WDOG_PRESC_PRESCVAL_MASK 0x700u
bogdanm 0:9b334a45a8ff 14043 #define WDOG_PRESC_PRESCVAL_SHIFT 8
bogdanm 0:9b334a45a8ff 14044 #define WDOG_PRESC_PRESCVAL(x) (((uint16_t)(((uint16_t)(x))<<WDOG_PRESC_PRESCVAL_SHIFT))&WDOG_PRESC_PRESCVAL_MASK)
bogdanm 0:9b334a45a8ff 14045
bogdanm 0:9b334a45a8ff 14046 /*!
bogdanm 0:9b334a45a8ff 14047 * @}
bogdanm 0:9b334a45a8ff 14048 */ /* end of group WDOG_Register_Masks */
bogdanm 0:9b334a45a8ff 14049
bogdanm 0:9b334a45a8ff 14050
bogdanm 0:9b334a45a8ff 14051 /* WDOG - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 14052 /** Peripheral WDOG base address */
bogdanm 0:9b334a45a8ff 14053 #define WDOG_BASE (0x40052000u)
bogdanm 0:9b334a45a8ff 14054 /** Peripheral WDOG base pointer */
bogdanm 0:9b334a45a8ff 14055 #define WDOG ((WDOG_Type *)WDOG_BASE)
bogdanm 0:9b334a45a8ff 14056 #define WDOG_BASE_PTR (WDOG)
bogdanm 0:9b334a45a8ff 14057 /** Array initializer of WDOG peripheral base addresses */
bogdanm 0:9b334a45a8ff 14058 #define WDOG_BASE_ADDRS { WDOG_BASE }
bogdanm 0:9b334a45a8ff 14059 /** Array initializer of WDOG peripheral base pointers */
bogdanm 0:9b334a45a8ff 14060 #define WDOG_BASE_PTRS { WDOG }
bogdanm 0:9b334a45a8ff 14061 /** Interrupt vectors for the WDOG peripheral type */
bogdanm 0:9b334a45a8ff 14062 #define WDOG_IRQS { Watchdog_IRQn }
bogdanm 0:9b334a45a8ff 14063
bogdanm 0:9b334a45a8ff 14064 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 14065 -- WDOG - Register accessor macros
bogdanm 0:9b334a45a8ff 14066 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 14067
bogdanm 0:9b334a45a8ff 14068 /*!
bogdanm 0:9b334a45a8ff 14069 * @addtogroup WDOG_Register_Accessor_Macros WDOG - Register accessor macros
bogdanm 0:9b334a45a8ff 14070 * @{
bogdanm 0:9b334a45a8ff 14071 */
bogdanm 0:9b334a45a8ff 14072
bogdanm 0:9b334a45a8ff 14073
bogdanm 0:9b334a45a8ff 14074 /* WDOG - Register instance definitions */
bogdanm 0:9b334a45a8ff 14075 /* WDOG */
bogdanm 0:9b334a45a8ff 14076 #define WDOG_STCTRLH WDOG_STCTRLH_REG(WDOG)
bogdanm 0:9b334a45a8ff 14077 #define WDOG_STCTRLL WDOG_STCTRLL_REG(WDOG)
bogdanm 0:9b334a45a8ff 14078 #define WDOG_TOVALH WDOG_TOVALH_REG(WDOG)
bogdanm 0:9b334a45a8ff 14079 #define WDOG_TOVALL WDOG_TOVALL_REG(WDOG)
bogdanm 0:9b334a45a8ff 14080 #define WDOG_WINH WDOG_WINH_REG(WDOG)
bogdanm 0:9b334a45a8ff 14081 #define WDOG_WINL WDOG_WINL_REG(WDOG)
bogdanm 0:9b334a45a8ff 14082 #define WDOG_REFRESH WDOG_REFRESH_REG(WDOG)
bogdanm 0:9b334a45a8ff 14083 #define WDOG_UNLOCK WDOG_UNLOCK_REG(WDOG)
bogdanm 0:9b334a45a8ff 14084 #define WDOG_TMROUTH WDOG_TMROUTH_REG(WDOG)
bogdanm 0:9b334a45a8ff 14085 #define WDOG_TMROUTL WDOG_TMROUTL_REG(WDOG)
bogdanm 0:9b334a45a8ff 14086 #define WDOG_RSTCNT WDOG_RSTCNT_REG(WDOG)
bogdanm 0:9b334a45a8ff 14087 #define WDOG_PRESC WDOG_PRESC_REG(WDOG)
bogdanm 0:9b334a45a8ff 14088
bogdanm 0:9b334a45a8ff 14089 /*!
bogdanm 0:9b334a45a8ff 14090 * @}
bogdanm 0:9b334a45a8ff 14091 */ /* end of group WDOG_Register_Accessor_Macros */
bogdanm 0:9b334a45a8ff 14092
bogdanm 0:9b334a45a8ff 14093
bogdanm 0:9b334a45a8ff 14094 /*!
bogdanm 0:9b334a45a8ff 14095 * @}
bogdanm 0:9b334a45a8ff 14096 */ /* end of group WDOG_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 14097
bogdanm 0:9b334a45a8ff 14098
bogdanm 0:9b334a45a8ff 14099 /*
bogdanm 0:9b334a45a8ff 14100 ** End of section using anonymous unions
bogdanm 0:9b334a45a8ff 14101 */
bogdanm 0:9b334a45a8ff 14102
bogdanm 0:9b334a45a8ff 14103 #if defined(__ARMCC_VERSION)
bogdanm 0:9b334a45a8ff 14104 #pragma pop
bogdanm 0:9b334a45a8ff 14105 #elif defined(__CWCC__)
bogdanm 0:9b334a45a8ff 14106 #pragma pop
bogdanm 0:9b334a45a8ff 14107 #elif defined(__GNUC__)
bogdanm 0:9b334a45a8ff 14108 /* leave anonymous unions enabled */
bogdanm 0:9b334a45a8ff 14109 #elif defined(__IAR_SYSTEMS_ICC__)
bogdanm 0:9b334a45a8ff 14110 #pragma language=default
bogdanm 0:9b334a45a8ff 14111 #else
bogdanm 0:9b334a45a8ff 14112 #error Not supported compiler type
bogdanm 0:9b334a45a8ff 14113 #endif
bogdanm 0:9b334a45a8ff 14114
bogdanm 0:9b334a45a8ff 14115 /*!
bogdanm 0:9b334a45a8ff 14116 * @}
bogdanm 0:9b334a45a8ff 14117 */ /* end of group Peripheral_access_layer */
bogdanm 0:9b334a45a8ff 14118
bogdanm 0:9b334a45a8ff 14119
bogdanm 0:9b334a45a8ff 14120 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 14121 -- Backward Compatibility
bogdanm 0:9b334a45a8ff 14122 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 14123
bogdanm 0:9b334a45a8ff 14124 /*!
bogdanm 0:9b334a45a8ff 14125 * @addtogroup Backward_Compatibility_Symbols Backward Compatibility
bogdanm 0:9b334a45a8ff 14126 * @{
bogdanm 0:9b334a45a8ff 14127 */
bogdanm 0:9b334a45a8ff 14128
bogdanm 0:9b334a45a8ff 14129 #define DMA_EARS_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14130 #define DMA_EARS This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14131 #define DMA_EARS_EDREQ_0_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14132 #define DMA_EARS_EDREQ_0_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14133 #define DMA_EARS_EDREQ_1_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14134 #define DMA_EARS_EDREQ_1_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14135 #define DMA_EARS_EDREQ_2_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14136 #define DMA_EARS_EDREQ_2_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14137 #define DMA_EARS_EDREQ_3_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14138 #define DMA_EARS_EDREQ_3_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14139 #define DMA_EARS_EDREQ_4_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14140 #define DMA_EARS_EDREQ_4_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14141 #define DMA_EARS_EDREQ_5_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14142 #define DMA_EARS_EDREQ_5_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14143 #define DMA_EARS_EDREQ_6_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14144 #define DMA_EARS_EDREQ_6_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14145 #define DMA_EARS_EDREQ_7_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14146 #define DMA_EARS_EDREQ_7_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14147 #define DMA_EARS_EDREQ_8_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14148 #define DMA_EARS_EDREQ_8_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14149 #define DMA_EARS_EDREQ_9_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14150 #define DMA_EARS_EDREQ_9_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14151 #define DMA_EARS_EDREQ_10_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14152 #define DMA_EARS_EDREQ_10_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14153 #define DMA_EARS_EDREQ_11_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14154 #define DMA_EARS_EDREQ_11_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14155 #define DMA_EARS_EDREQ_12_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14156 #define DMA_EARS_EDREQ_12_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14157 #define DMA_EARS_EDREQ_13_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14158 #define DMA_EARS_EDREQ_13_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14159 #define DMA_EARS_EDREQ_14_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14160 #define DMA_EARS_EDREQ_14_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14161 #define DMA_EARS_EDREQ_15_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14162 #define DMA_EARS_EDREQ_15_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14163 #define ENET_RMON_T_DROP_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14164 #define ENET_IEEE_T_DROP_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14165 #define ENET_IEEE_T_SQE_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14166 #define ENET_RMON_R_RESVD_0_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14167 #define ENET_RMON_R_DROP_REG(base) ENET_IEEE_R_DROP_REG(base)
bogdanm 0:9b334a45a8ff 14168 #define ENET_RMON_R_FRAME_OK_REG(base) ENET_IEEE_R_FRAME_OK_REG(base)
bogdanm 0:9b334a45a8ff 14169 #define ENET_RMON_T_DROP This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14170 #define ENET_IEEE_T_DROP This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14171 #define ENET_IEEE_T_SQE This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14172 #define ENET_RMON_R_RESVD_0 This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14173 #define MCG_C9_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14174 #define MCG_C2_EREFS0_MASK MCG_C2_EREFS_MASK
bogdanm 0:9b334a45a8ff 14175 #define MCG_C2_EREFS0_SHIFT MCG_C2_EREFS_SHIFT
bogdanm 0:9b334a45a8ff 14176 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK
bogdanm 0:9b334a45a8ff 14177 #define MCG_C2_HGO0_SHIFT MCG_C2_HGO_SHIFT
bogdanm 0:9b334a45a8ff 14178 #define MCG_C2_RANGE0_MASK MCG_C2_RANGE_MASK
bogdanm 0:9b334a45a8ff 14179 #define MCG_C2_RANGE0_SHIFT MCG_C2_RANGE_SHIFT
bogdanm 0:9b334a45a8ff 14180 #define MCG_C2_RANGE0(x) MCG_C2_RANGE(x)
bogdanm 0:9b334a45a8ff 14181 #define MCG_C9 This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14182 #define MCM_PLACR_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14183 #define MCM_PLACR_ARB_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14184 #define MCM_PLACR_ARB_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14185 #define MCM_PLACR This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14186 #define ADC_BASES ADC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14187 #define AIPS_BASES AIPS_BASE_PTRS
bogdanm 0:9b334a45a8ff 14188 #define AXBS_BASES AXBS_BASE_PTRS
bogdanm 0:9b334a45a8ff 14189 #define CAN_BASES CAN_BASE_PTRS
bogdanm 0:9b334a45a8ff 14190 #define CAU_BASES CAU_BASE_PTRS
bogdanm 0:9b334a45a8ff 14191 #define CMP_BASES CMP_BASE_PTRS
bogdanm 0:9b334a45a8ff 14192 #define CMT_BASES CMT_BASE_PTRS
bogdanm 0:9b334a45a8ff 14193 #define CRC_BASES CRC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14194 #define DAC_BASES DAC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14195 #define DMA_BASES DMA_BASE_PTRS
bogdanm 0:9b334a45a8ff 14196 #define DMAMUX_BASES DMAMUX_BASE_PTRS
bogdanm 0:9b334a45a8ff 14197 #define ENET_BASES ENET_BASE_PTRS
bogdanm 0:9b334a45a8ff 14198 #define EWM_BASES EWM_BASE_PTRS
bogdanm 0:9b334a45a8ff 14199 #define FB_BASES FB_BASE_PTRS
bogdanm 0:9b334a45a8ff 14200 #define FMC_BASES FMC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14201 #define FTFE_BASES FTFE_BASE_PTRS
bogdanm 0:9b334a45a8ff 14202 #define FTM_BASES FTM_BASE_PTRS
bogdanm 0:9b334a45a8ff 14203 #define GPIO_BASES GPIO_BASE_PTRS
bogdanm 0:9b334a45a8ff 14204 #define I2C_BASES I2C_BASE_PTRS
bogdanm 0:9b334a45a8ff 14205 #define I2S_BASES I2S_BASE_PTRS
bogdanm 0:9b334a45a8ff 14206 #define LLWU_BASES LLWU_BASE_PTRS
bogdanm 0:9b334a45a8ff 14207 #define LPTMR_BASES LPTMR_BASE_PTRS
bogdanm 0:9b334a45a8ff 14208 #define MCG_BASES MCG_BASE_PTRS
bogdanm 0:9b334a45a8ff 14209 #define MCM_ISR_REG(base) MCM_ISCR_REG(base)
bogdanm 0:9b334a45a8ff 14210 #define MCM_ISR_FIOC_MASK MCM_ISCR_FIOC_MASK
bogdanm 0:9b334a45a8ff 14211 #define MCM_ISR_FIOC_SHIFT MCM_ISCR_FIOC_SHIFT
bogdanm 0:9b334a45a8ff 14212 #define MCM_ISR_FDZC_MASK MCM_ISCR_FDZC_MASK
bogdanm 0:9b334a45a8ff 14213 #define MCM_ISR_FDZC_SHIFT MCM_ISCR_FDZC_SHIFT
bogdanm 0:9b334a45a8ff 14214 #define MCM_ISR_FOFC_MASK MCM_ISCR_FOFC_MASK
bogdanm 0:9b334a45a8ff 14215 #define MCM_ISR_FOFC_SHIFT MCM_ISCR_FOFC_SHIFT
bogdanm 0:9b334a45a8ff 14216 #define MCM_ISR_FUFC_MASK MCM_ISCR_FUFC_MASK
bogdanm 0:9b334a45a8ff 14217 #define MCM_ISR_FUFC_SHIFT MCM_ISCR_FUFC_SHIFT
bogdanm 0:9b334a45a8ff 14218 #define MCM_ISR_FIXC_MASK MCM_ISCR_FIXC_MASK
bogdanm 0:9b334a45a8ff 14219 #define MCM_ISR_FIXC_SHIFT MCM_ISCR_FIXC_SHIFT
bogdanm 0:9b334a45a8ff 14220 #define MCM_ISR_FIDC_MASK MCM_ISCR_FIDC_MASK
bogdanm 0:9b334a45a8ff 14221 #define MCM_ISR_FIDC_SHIFT MCM_ISCR_FIDC_SHIFT
bogdanm 0:9b334a45a8ff 14222 #define MCM_ISR_FIOCE_MASK MCM_ISCR_FIOCE_MASK
bogdanm 0:9b334a45a8ff 14223 #define MCM_ISR_FIOCE_SHIFT MCM_ISCR_FIOCE_SHIFT
bogdanm 0:9b334a45a8ff 14224 #define MCM_ISR_FDZCE_MASK MCM_ISCR_FDZCE_MASK
bogdanm 0:9b334a45a8ff 14225 #define MCM_ISR_FDZCE_SHIFT MCM_ISCR_FDZCE_SHIFT
bogdanm 0:9b334a45a8ff 14226 #define MCM_ISR_FOFCE_MASK MCM_ISCR_FOFCE_MASK
bogdanm 0:9b334a45a8ff 14227 #define MCM_ISR_FOFCE_SHIFT MCM_ISCR_FOFCE_SHIFT
bogdanm 0:9b334a45a8ff 14228 #define MCM_ISR_FUFCE_MASK MCM_ISCR_FUFCE_MASK
bogdanm 0:9b334a45a8ff 14229 #define MCM_ISR_FUFCE_SHIFT MCM_ISCR_FUFCE_SHIFT
bogdanm 0:9b334a45a8ff 14230 #define MCM_ISR_FIXCE_MASK MCM_ISCR_FIXCE_MASK
bogdanm 0:9b334a45a8ff 14231 #define MCM_ISR_FIXCE_SHIFT MCM_ISCR_FIXCE_SHIFT
bogdanm 0:9b334a45a8ff 14232 #define MCM_ISR_FIDCE_MASK MCM_ISCR_FIDCE_MASK
bogdanm 0:9b334a45a8ff 14233 #define MCM_ISR_FIDCE_SHIFT MCM_ISCR_FIDCE_SHIFT
bogdanm 0:9b334a45a8ff 14234 #define MCM_BASES MCM_BASE_PTRS
bogdanm 0:9b334a45a8ff 14235 #define MPU_BASES MPU_BASE_PTRS
bogdanm 0:9b334a45a8ff 14236 #define NV_BASES NV_BASE_PTRS
bogdanm 0:9b334a45a8ff 14237 #define OSC_BASES OSC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14238 #define PDB_BASES PDB_BASE_PTRS
bogdanm 0:9b334a45a8ff 14239 #define PIT_BASES PIT_BASE_PTRS
bogdanm 0:9b334a45a8ff 14240 #define PMC_BASES PMC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14241 #define PORT_BASES PORT_BASE_PTRS
bogdanm 0:9b334a45a8ff 14242 #define RCM_BASES RCM_BASE_PTRS
bogdanm 0:9b334a45a8ff 14243 #define RFSYS_BASES RFSYS_BASE_PTRS
bogdanm 0:9b334a45a8ff 14244 #define RFVBAT_BASES RFVBAT_BASE_PTRS
bogdanm 0:9b334a45a8ff 14245 #define RNG_BASES RNG_BASE_PTRS
bogdanm 0:9b334a45a8ff 14246 #define RTC_BASES RTC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14247 #define SDHC_BASES SDHC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14248 #define SIM_BASES SIM_BASE_PTRS
bogdanm 0:9b334a45a8ff 14249 #define SMC_BASES SMC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14250 #define SPI_BASES SPI_BASE_PTRS
bogdanm 0:9b334a45a8ff 14251 #define UART_WP7816_T_TYPE0_REG(base) UART_WP7816T0_REG(base)
bogdanm 0:9b334a45a8ff 14252 #define UART_WP7816_T_TYPE1_REG(base) UART_WP7816T1_REG(base)
bogdanm 0:9b334a45a8ff 14253 #define UART_WP7816_T_TYPE0_WI_MASK UART_WP7816T0_WI_MASK
bogdanm 0:9b334a45a8ff 14254 #define UART_WP7816_T_TYPE0_WI_SHIFT UART_WP7816T0_WI_SHIFT
bogdanm 0:9b334a45a8ff 14255 #define UART_WP7816_T_TYPE0_WI(x) UART_WP7816T0_WI(x)
bogdanm 0:9b334a45a8ff 14256 #define UART_WP7816_T_TYPE1_BWI_MASK UART_WP7816T1_BWI_MASK
bogdanm 0:9b334a45a8ff 14257 #define UART_WP7816_T_TYPE1_BWI_SHIFT UART_WP7816T1_BWI_SHIFT
bogdanm 0:9b334a45a8ff 14258 #define UART_WP7816_T_TYPE1_BWI(x) UART_WP7816T1_BWI(x)
bogdanm 0:9b334a45a8ff 14259 #define UART_WP7816_T_TYPE1_CWI_MASK UART_WP7816T1_CWI_MASK
bogdanm 0:9b334a45a8ff 14260 #define UART_WP7816_T_TYPE1_CWI_SHIFT UART_WP7816T1_CWI_SHIFT
bogdanm 0:9b334a45a8ff 14261 #define UART_WP7816_T_TYPE1_CWI(x) UART_WP7816T1_CWI(x)
bogdanm 0:9b334a45a8ff 14262 #define UART_BASES UART_BASE_PTRS
bogdanm 0:9b334a45a8ff 14263 #define USB_BASES USB_BASE_PTRS
bogdanm 0:9b334a45a8ff 14264 #define USBDCD_BASES USBDCD_BASE_PTRS
bogdanm 0:9b334a45a8ff 14265 #define VREF_BASES VREF_BASE_PTRS
bogdanm 0:9b334a45a8ff 14266 #define WDOG_BASES WDOG_BASE_PTRS
bogdanm 0:9b334a45a8ff 14267 #define DMA_EARS_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14268 #define DMA_EARS This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14269 #define DMA_EARS_EDREQ_0_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14270 #define DMA_EARS_EDREQ_0_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14271 #define DMA_EARS_EDREQ_1_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14272 #define DMA_EARS_EDREQ_1_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14273 #define DMA_EARS_EDREQ_2_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14274 #define DMA_EARS_EDREQ_2_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14275 #define DMA_EARS_EDREQ_3_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14276 #define DMA_EARS_EDREQ_3_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14277 #define DMA_EARS_EDREQ_4_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14278 #define DMA_EARS_EDREQ_4_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14279 #define DMA_EARS_EDREQ_5_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14280 #define DMA_EARS_EDREQ_5_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14281 #define DMA_EARS_EDREQ_6_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14282 #define DMA_EARS_EDREQ_6_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14283 #define DMA_EARS_EDREQ_7_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14284 #define DMA_EARS_EDREQ_7_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14285 #define DMA_EARS_EDREQ_8_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14286 #define DMA_EARS_EDREQ_8_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14287 #define DMA_EARS_EDREQ_9_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14288 #define DMA_EARS_EDREQ_9_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14289 #define DMA_EARS_EDREQ_10_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14290 #define DMA_EARS_EDREQ_10_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14291 #define DMA_EARS_EDREQ_11_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14292 #define DMA_EARS_EDREQ_11_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14293 #define DMA_EARS_EDREQ_12_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14294 #define DMA_EARS_EDREQ_12_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14295 #define DMA_EARS_EDREQ_13_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14296 #define DMA_EARS_EDREQ_13_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14297 #define DMA_EARS_EDREQ_14_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14298 #define DMA_EARS_EDREQ_14_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14299 #define DMA_EARS_EDREQ_15_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14300 #define DMA_EARS_EDREQ_15_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14301 #define ENET_RMON_T_DROP_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14302 #define ENET_IEEE_T_DROP_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14303 #define ENET_IEEE_T_SQE_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14304 #define ENET_RMON_R_RESVD_0_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14305 #define ENET_RMON_R_DROP_REG(base) ENET_IEEE_R_DROP_REG(base)
bogdanm 0:9b334a45a8ff 14306 #define ENET_RMON_R_FRAME_OK_REG(base) ENET_IEEE_R_FRAME_OK_REG(base)
bogdanm 0:9b334a45a8ff 14307 #define ENET_RMON_T_DROP This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14308 #define ENET_IEEE_T_DROP This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14309 #define ENET_IEEE_T_SQE This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14310 #define ENET_RMON_R_RESVD_0 This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14311 #define MCG_C9_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14312 #define MCG_C2_EREFS0_MASK MCG_C2_EREFS_MASK
bogdanm 0:9b334a45a8ff 14313 #define MCG_C2_EREFS0_SHIFT MCG_C2_EREFS_SHIFT
bogdanm 0:9b334a45a8ff 14314 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK
bogdanm 0:9b334a45a8ff 14315 #define MCG_C2_HGO0_SHIFT MCG_C2_HGO_SHIFT
bogdanm 0:9b334a45a8ff 14316 #define MCG_C2_RANGE0_MASK MCG_C2_RANGE_MASK
bogdanm 0:9b334a45a8ff 14317 #define MCG_C2_RANGE0_SHIFT MCG_C2_RANGE_SHIFT
bogdanm 0:9b334a45a8ff 14318 #define MCG_C2_RANGE0(x) MCG_C2_RANGE(x)
bogdanm 0:9b334a45a8ff 14319 #define MCG_C9 This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14320 #define MCM_PLACR_REG(base) This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14321 #define MCM_PLACR_ARB_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14322 #define MCM_PLACR_ARB_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14323 #define MCM_PLACR This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 14324 #define ADC_BASES ADC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14325 #define AIPS_BASES AIPS_BASE_PTRS
bogdanm 0:9b334a45a8ff 14326 #define AXBS_BASES AXBS_BASE_PTRS
bogdanm 0:9b334a45a8ff 14327 #define CAN_BASES CAN_BASE_PTRS
bogdanm 0:9b334a45a8ff 14328 #define CAU_BASES CAU_BASE_PTRS
bogdanm 0:9b334a45a8ff 14329 #define CMP_BASES CMP_BASE_PTRS
bogdanm 0:9b334a45a8ff 14330 #define CMT_BASES CMT_BASE_PTRS
bogdanm 0:9b334a45a8ff 14331 #define CRC_BASES CRC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14332 #define DAC_BASES DAC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14333 #define DMA_BASES DMA_BASE_PTRS
bogdanm 0:9b334a45a8ff 14334 #define DMAMUX_BASES DMAMUX_BASE_PTRS
bogdanm 0:9b334a45a8ff 14335 #define ENET_BASES ENET_BASE_PTRS
bogdanm 0:9b334a45a8ff 14336 #define EWM_BASES EWM_BASE_PTRS
bogdanm 0:9b334a45a8ff 14337 #define FB_BASES FB_BASE_PTRS
bogdanm 0:9b334a45a8ff 14338 #define FMC_BASES FMC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14339 #define FTFE_BASES FTFE_BASE_PTRS
bogdanm 0:9b334a45a8ff 14340 #define FTM_BASES FTM_BASE_PTRS
bogdanm 0:9b334a45a8ff 14341 #define GPIO_BASES GPIO_BASE_PTRS
bogdanm 0:9b334a45a8ff 14342 #define I2C_BASES I2C_BASE_PTRS
bogdanm 0:9b334a45a8ff 14343 #define I2S_BASES I2S_BASE_PTRS
bogdanm 0:9b334a45a8ff 14344 #define LLWU_BASES LLWU_BASE_PTRS
bogdanm 0:9b334a45a8ff 14345 #define LPTMR_BASES LPTMR_BASE_PTRS
bogdanm 0:9b334a45a8ff 14346 #define MCG_BASES MCG_BASE_PTRS
bogdanm 0:9b334a45a8ff 14347 #define MCM_ISR_REG(base) MCM_ISCR_REG(base)
bogdanm 0:9b334a45a8ff 14348 #define MCM_ISR_FIOC_MASK MCM_ISCR_FIOC_MASK
bogdanm 0:9b334a45a8ff 14349 #define MCM_ISR_FIOC_SHIFT MCM_ISCR_FIOC_SHIFT
bogdanm 0:9b334a45a8ff 14350 #define MCM_ISR_FDZC_MASK MCM_ISCR_FDZC_MASK
bogdanm 0:9b334a45a8ff 14351 #define MCM_ISR_FDZC_SHIFT MCM_ISCR_FDZC_SHIFT
bogdanm 0:9b334a45a8ff 14352 #define MCM_ISR_FOFC_MASK MCM_ISCR_FOFC_MASK
bogdanm 0:9b334a45a8ff 14353 #define MCM_ISR_FOFC_SHIFT MCM_ISCR_FOFC_SHIFT
bogdanm 0:9b334a45a8ff 14354 #define MCM_ISR_FUFC_MASK MCM_ISCR_FUFC_MASK
bogdanm 0:9b334a45a8ff 14355 #define MCM_ISR_FUFC_SHIFT MCM_ISCR_FUFC_SHIFT
bogdanm 0:9b334a45a8ff 14356 #define MCM_ISR_FIXC_MASK MCM_ISCR_FIXC_MASK
bogdanm 0:9b334a45a8ff 14357 #define MCM_ISR_FIXC_SHIFT MCM_ISCR_FIXC_SHIFT
bogdanm 0:9b334a45a8ff 14358 #define MCM_ISR_FIDC_MASK MCM_ISCR_FIDC_MASK
bogdanm 0:9b334a45a8ff 14359 #define MCM_ISR_FIDC_SHIFT MCM_ISCR_FIDC_SHIFT
bogdanm 0:9b334a45a8ff 14360 #define MCM_ISR_FIOCE_MASK MCM_ISCR_FIOCE_MASK
bogdanm 0:9b334a45a8ff 14361 #define MCM_ISR_FIOCE_SHIFT MCM_ISCR_FIOCE_SHIFT
bogdanm 0:9b334a45a8ff 14362 #define MCM_ISR_FDZCE_MASK MCM_ISCR_FDZCE_MASK
bogdanm 0:9b334a45a8ff 14363 #define MCM_ISR_FDZCE_SHIFT MCM_ISCR_FDZCE_SHIFT
bogdanm 0:9b334a45a8ff 14364 #define MCM_ISR_FOFCE_MASK MCM_ISCR_FOFCE_MASK
bogdanm 0:9b334a45a8ff 14365 #define MCM_ISR_FOFCE_SHIFT MCM_ISCR_FOFCE_SHIFT
bogdanm 0:9b334a45a8ff 14366 #define MCM_ISR_FUFCE_MASK MCM_ISCR_FUFCE_MASK
bogdanm 0:9b334a45a8ff 14367 #define MCM_ISR_FUFCE_SHIFT MCM_ISCR_FUFCE_SHIFT
bogdanm 0:9b334a45a8ff 14368 #define MCM_ISR_FIXCE_MASK MCM_ISCR_FIXCE_MASK
bogdanm 0:9b334a45a8ff 14369 #define MCM_ISR_FIXCE_SHIFT MCM_ISCR_FIXCE_SHIFT
bogdanm 0:9b334a45a8ff 14370 #define MCM_ISR_FIDCE_MASK MCM_ISCR_FIDCE_MASK
bogdanm 0:9b334a45a8ff 14371 #define MCM_ISR_FIDCE_SHIFT MCM_ISCR_FIDCE_SHIFT
bogdanm 0:9b334a45a8ff 14372 #define MCM_BASES MCM_BASE_PTRS
bogdanm 0:9b334a45a8ff 14373 #define MPU_BASES MPU_BASE_PTRS
bogdanm 0:9b334a45a8ff 14374 #define NV_BASES NV_BASE_PTRS
bogdanm 0:9b334a45a8ff 14375 #define OSC_BASES OSC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14376 #define PDB_BASES PDB_BASE_PTRS
bogdanm 0:9b334a45a8ff 14377 #define PIT_BASES PIT_BASE_PTRS
bogdanm 0:9b334a45a8ff 14378 #define PMC_BASES PMC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14379 #define PORT_BASES PORT_BASE_PTRS
bogdanm 0:9b334a45a8ff 14380 #define RCM_BASES RCM_BASE_PTRS
bogdanm 0:9b334a45a8ff 14381 #define RFSYS_BASES RFSYS_BASE_PTRS
bogdanm 0:9b334a45a8ff 14382 #define RFVBAT_BASES RFVBAT_BASE_PTRS
bogdanm 0:9b334a45a8ff 14383 #define RNG_BASES RNG_BASE_PTRS
bogdanm 0:9b334a45a8ff 14384 #define RTC_BASES RTC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14385 #define SDHC_BASES SDHC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14386 #define SIM_BASES SIM_BASE_PTRS
bogdanm 0:9b334a45a8ff 14387 #define SMC_BASES SMC_BASE_PTRS
bogdanm 0:9b334a45a8ff 14388 #define SPI_BASES SPI_BASE_PTRS
bogdanm 0:9b334a45a8ff 14389 #define UART_WP7816_T_TYPE0_REG(base) UART_WP7816T0_REG(base)
bogdanm 0:9b334a45a8ff 14390 #define UART_WP7816_T_TYPE1_REG(base) UART_WP7816T1_REG(base)
bogdanm 0:9b334a45a8ff 14391 #define UART_WP7816_T_TYPE0_WI_MASK UART_WP7816T0_WI_MASK
bogdanm 0:9b334a45a8ff 14392 #define UART_WP7816_T_TYPE0_WI_SHIFT UART_WP7816T0_WI_SHIFT
bogdanm 0:9b334a45a8ff 14393 #define UART_WP7816_T_TYPE0_WI(x) UART_WP7816T0_WI(x)
bogdanm 0:9b334a45a8ff 14394 #define UART_WP7816_T_TYPE1_BWI_MASK UART_WP7816T1_BWI_MASK
bogdanm 0:9b334a45a8ff 14395 #define UART_WP7816_T_TYPE1_BWI_SHIFT UART_WP7816T1_BWI_SHIFT
bogdanm 0:9b334a45a8ff 14396 #define UART_WP7816_T_TYPE1_BWI(x) UART_WP7816T1_BWI(x)
bogdanm 0:9b334a45a8ff 14397 #define UART_WP7816_T_TYPE1_CWI_MASK UART_WP7816T1_CWI_MASK
bogdanm 0:9b334a45a8ff 14398 #define UART_WP7816_T_TYPE1_CWI_SHIFT UART_WP7816T1_CWI_SHIFT
bogdanm 0:9b334a45a8ff 14399 #define UART_WP7816_T_TYPE1_CWI(x) UART_WP7816T1_CWI(x)
bogdanm 0:9b334a45a8ff 14400 #define UART_BASES UART_BASE_PTRS
bogdanm 0:9b334a45a8ff 14401 #define USB_BASES USB_BASE_PTRS
bogdanm 0:9b334a45a8ff 14402 #define USBDCD_BASES USBDCD_BASE_PTRS
bogdanm 0:9b334a45a8ff 14403 #define VREF_BASES VREF_BASE_PTRS
bogdanm 0:9b334a45a8ff 14404 #define WDOG_BASES WDOG_BASE_PTRS
bogdanm 0:9b334a45a8ff 14405
bogdanm 0:9b334a45a8ff 14406 /*!
bogdanm 0:9b334a45a8ff 14407 * @}
bogdanm 0:9b334a45a8ff 14408 */ /* end of group Backward_Compatibility_Symbols */
bogdanm 0:9b334a45a8ff 14409
bogdanm 0:9b334a45a8ff 14410
bogdanm 0:9b334a45a8ff 14411 #else /* #if !defined(MK64F12_H_) */
bogdanm 0:9b334a45a8ff 14412 /* There is already included the same memory map. Check if it is compatible (has the same major version) */
bogdanm 0:9b334a45a8ff 14413 #if (MCU_MEM_MAP_VERSION != 0x0200u)
bogdanm 0:9b334a45a8ff 14414 #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))
bogdanm 0:9b334a45a8ff 14415 #warning There are included two not compatible versions of memory maps. Please check possible differences.
bogdanm 0:9b334a45a8ff 14416 #endif /* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */
bogdanm 0:9b334a45a8ff 14417 #endif /* (MCU_MEM_MAP_VERSION != 0x0200u) */
bogdanm 0:9b334a45a8ff 14418 #endif /* #if !defined(MK64F12_H_) */
bogdanm 0:9b334a45a8ff 14419
bogdanm 0:9b334a45a8ff 14420 /* MK64F12.h, eof. */