mbed library sources
Fork of mbed-src by
DWT_Type Struct Reference
[Data Watchpoint and Trace (DWT)]
Structure type to access the Data Watchpoint and Trace Register (DWT). More...
#include <core_cm4.h>
Data Fields | |
__IO uint32_t | CTRL |
__IO uint32_t | CYCCNT |
__IO uint32_t | CPICNT |
__IO uint32_t | EXCCNT |
__IO uint32_t | SLEEPCNT |
__IO uint32_t | LSUCNT |
__IO uint32_t | FOLDCNT |
__I uint32_t | PCSR |
__IO uint32_t | COMP0 |
__IO uint32_t | MASK0 |
__IO uint32_t | FUNCTION0 |
__IO uint32_t | COMP1 |
__IO uint32_t | MASK1 |
__IO uint32_t | FUNCTION1 |
__IO uint32_t | COMP2 |
__IO uint32_t | MASK2 |
__IO uint32_t | FUNCTION2 |
__IO uint32_t | COMP3 |
__IO uint32_t | MASK3 |
__IO uint32_t | FUNCTION3 |
Detailed Description
Structure type to access the Data Watchpoint and Trace Register (DWT).
Definition at line 774 of file core_cm4.h.
Field Documentation
__IO uint32_t COMP0 |
Offset: 0x020 (R/W) Comparator Register 0
Definition at line 784 of file core_cm4.h.
__IO uint32_t COMP1 |
Offset: 0x030 (R/W) Comparator Register 1
Definition at line 788 of file core_cm4.h.
__IO uint32_t COMP2 |
Offset: 0x040 (R/W) Comparator Register 2
Definition at line 792 of file core_cm4.h.
__IO uint32_t COMP3 |
Offset: 0x050 (R/W) Comparator Register 3
Definition at line 796 of file core_cm4.h.
__IO uint32_t CPICNT |
Offset: 0x008 (R/W) CPI Count Register
Definition at line 778 of file core_cm4.h.
__IO uint32_t CTRL |
Offset: 0x000 (R/W) Control Register
Definition at line 776 of file core_cm4.h.
__IO uint32_t CYCCNT |
Offset: 0x004 (R/W) Cycle Count Register
Definition at line 777 of file core_cm4.h.
__IO uint32_t EXCCNT |
Offset: 0x00C (R/W) Exception Overhead Count Register
Definition at line 779 of file core_cm4.h.
__IO uint32_t FOLDCNT |
Offset: 0x018 (R/W) Folded-instruction Count Register
Definition at line 782 of file core_cm4.h.
__IO uint32_t FUNCTION0 |
Offset: 0x028 (R/W) Function Register 0
Definition at line 786 of file core_cm4.h.
__IO uint32_t FUNCTION1 |
Offset: 0x038 (R/W) Function Register 1
Definition at line 790 of file core_cm4.h.
__IO uint32_t FUNCTION2 |
Offset: 0x048 (R/W) Function Register 2
Definition at line 794 of file core_cm4.h.
__IO uint32_t FUNCTION3 |
Offset: 0x058 (R/W) Function Register 3
Definition at line 798 of file core_cm4.h.
__IO uint32_t LSUCNT |
Offset: 0x014 (R/W) LSU Count Register
Definition at line 781 of file core_cm4.h.
__IO uint32_t MASK0 |
Offset: 0x024 (R/W) Mask Register 0
Definition at line 785 of file core_cm4.h.
__IO uint32_t MASK1 |
Offset: 0x034 (R/W) Mask Register 1
Definition at line 789 of file core_cm4.h.
__IO uint32_t MASK2 |
Offset: 0x044 (R/W) Mask Register 2
Definition at line 793 of file core_cm4.h.
__IO uint32_t MASK3 |
Offset: 0x054 (R/W) Mask Register 3
Definition at line 797 of file core_cm4.h.
__I uint32_t PCSR |
Offset: 0x01C (R/ ) Program Counter Sample Register
Definition at line 783 of file core_cm4.h.
__IO uint32_t SLEEPCNT |
Offset: 0x010 (R/W) Sleep Count Register
Definition at line 780 of file core_cm4.h.
Generated on Tue Jul 12 2022 21:21:34 by 1.7.2