ON Semiconductor / mbed-os

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Dependents:   mbed-TFT-example-NCS36510 mbed-Accelerometer-example-NCS36510 mbed-Accelerometer-example-NCS36510

targets/TARGET_NXP/TARGET_LPC11U6X/gpio_irq_api.c@0:098463de4c5d, 2017-01-25 (annotated)

Committer:
group-onsemi
Date:
Wed Jan 25 20:34:15 2017 +0000
Revision:
0:098463de4c5d
Initial commit

Who changed what in which revision?

UserRevisionLine numberNew contents of line
group-onsemi 0:098463de4c5d 1 /* mbed Microcontroller Library
group-onsemi 0:098463de4c5d 2 * Copyright (c) 2006-2013 ARM Limited
group-onsemi 0:098463de4c5d 3 *
group-onsemi 0:098463de4c5d 4 * Licensed under the Apache License, Version 2.0 (the "License");
group-onsemi 0:098463de4c5d 5 * you may not use this file except in compliance with the License.
group-onsemi 0:098463de4c5d 6 * You may obtain a copy of the License at
group-onsemi 0:098463de4c5d 7 *
group-onsemi 0:098463de4c5d 8 * http://www.apache.org/licenses/LICENSE-2.0
group-onsemi 0:098463de4c5d 9 *
group-onsemi 0:098463de4c5d 10 * Unless required by applicable law or agreed to in writing, software
group-onsemi 0:098463de4c5d 11 * distributed under the License is distributed on an "AS IS" BASIS,
group-onsemi 0:098463de4c5d 12 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
group-onsemi 0:098463de4c5d 13 * See the License for the specific language governing permissions and
group-onsemi 0:098463de4c5d 14 * limitations under the License.
group-onsemi 0:098463de4c5d 15 */
group-onsemi 0:098463de4c5d 16 #include <stddef.h>
group-onsemi 0:098463de4c5d 17
group-onsemi 0:098463de4c5d 18 #include "cmsis.h"
group-onsemi 0:098463de4c5d 19 #include "gpio_irq_api.h"
group-onsemi 0:098463de4c5d 20 #include "mbed_error.h"
group-onsemi 0:098463de4c5d 21
group-onsemi 0:098463de4c5d 22 #if DEVICE_INTERRUPTIN
group-onsemi 0:098463de4c5d 23
group-onsemi 0:098463de4c5d 24 #define CHANNEL_NUM 8
group-onsemi 0:098463de4c5d 25 #define LPC_GPIO_X LPC_PINT
group-onsemi 0:098463de4c5d 26 #define PININT_IRQ PIN_INT0_IRQn
group-onsemi 0:098463de4c5d 27
group-onsemi 0:098463de4c5d 28 static uint32_t channel_ids[CHANNEL_NUM] = {0};
group-onsemi 0:098463de4c5d 29 static gpio_irq_handler irq_handler;
group-onsemi 0:098463de4c5d 30
group-onsemi 0:098463de4c5d 31 static inline void handle_interrupt_in(uint32_t channel) {
group-onsemi 0:098463de4c5d 32 uint32_t ch_bit = (1 << channel);
group-onsemi 0:098463de4c5d 33 // Return immediately if:
group-onsemi 0:098463de4c5d 34 // * The interrupt was already served
group-onsemi 0:098463de4c5d 35 // * There is no user handler
group-onsemi 0:098463de4c5d 36 // * It is a level interrupt, not an edge interrupt
group-onsemi 0:098463de4c5d 37 if ( ((LPC_GPIO_X->IST & ch_bit) == 0) ||
group-onsemi 0:098463de4c5d 38 (channel_ids[channel] == 0 ) ||
group-onsemi 0:098463de4c5d 39 (LPC_GPIO_X->ISEL & ch_bit ) ) return;
group-onsemi 0:098463de4c5d 40
group-onsemi 0:098463de4c5d 41 if ((LPC_GPIO_X->IENR & ch_bit) && (LPC_GPIO_X->RISE & ch_bit)) {
group-onsemi 0:098463de4c5d 42 irq_handler(channel_ids[channel], IRQ_RISE);
group-onsemi 0:098463de4c5d 43 LPC_GPIO_X->RISE = ch_bit;
group-onsemi 0:098463de4c5d 44 }
group-onsemi 0:098463de4c5d 45 if ((LPC_GPIO_X->IENF & ch_bit) && (LPC_GPIO_X->FALL & ch_bit)) {
group-onsemi 0:098463de4c5d 46 irq_handler(channel_ids[channel], IRQ_FALL);
group-onsemi 0:098463de4c5d 47 LPC_GPIO_X->FALL = ch_bit;
group-onsemi 0:098463de4c5d 48 }
group-onsemi 0:098463de4c5d 49 LPC_GPIO_X->IST = ch_bit;
group-onsemi 0:098463de4c5d 50 }
group-onsemi 0:098463de4c5d 51
group-onsemi 0:098463de4c5d 52 void gpio_irq0(void) {handle_interrupt_in(0);}
group-onsemi 0:098463de4c5d 53 void gpio_irq1(void) {handle_interrupt_in(1);}
group-onsemi 0:098463de4c5d 54 void gpio_irq2(void) {handle_interrupt_in(2);}
group-onsemi 0:098463de4c5d 55 void gpio_irq3(void) {handle_interrupt_in(3);}
group-onsemi 0:098463de4c5d 56 void gpio_irq4(void) {handle_interrupt_in(4);}
group-onsemi 0:098463de4c5d 57 void gpio_irq5(void) {handle_interrupt_in(5);}
group-onsemi 0:098463de4c5d 58 void gpio_irq6(void) {handle_interrupt_in(6);}
group-onsemi 0:098463de4c5d 59 void gpio_irq7(void) {handle_interrupt_in(7);}
group-onsemi 0:098463de4c5d 60
group-onsemi 0:098463de4c5d 61 int gpio_irq_init(gpio_irq_t *obj, PinName pin, gpio_irq_handler handler, uint32_t id) {
group-onsemi 0:098463de4c5d 62 // PINT only supprt PIO0_*, PIO1_* and from PIO2_0 to PIO2_7 interrupt
group-onsemi 0:098463de4c5d 63 if (pin >= P2_8) return -1;
group-onsemi 0:098463de4c5d 64
group-onsemi 0:098463de4c5d 65 irq_handler = handler;
group-onsemi 0:098463de4c5d 66
group-onsemi 0:098463de4c5d 67 int found_free_channel = 0;
group-onsemi 0:098463de4c5d 68 int i = 0;
group-onsemi 0:098463de4c5d 69 for (i=0; i<CHANNEL_NUM; i++) {
group-onsemi 0:098463de4c5d 70 if (channel_ids[i] == 0) {
group-onsemi 0:098463de4c5d 71 channel_ids[i] = id;
group-onsemi 0:098463de4c5d 72 obj->ch = i;
group-onsemi 0:098463de4c5d 73 found_free_channel = 1;
group-onsemi 0:098463de4c5d 74 break;
group-onsemi 0:098463de4c5d 75 }
group-onsemi 0:098463de4c5d 76 }
group-onsemi 0:098463de4c5d 77 if (!found_free_channel) return -1;
group-onsemi 0:098463de4c5d 78
group-onsemi 0:098463de4c5d 79 /* Enable AHB clock to the PIN, GPIO and IOCON domain. */
group-onsemi 0:098463de4c5d 80 LPC_SYSCON->SYSAHBCLKCTRL |= ((1 << 19) | (1 << 16) | (1 << 7));
group-onsemi 0:098463de4c5d 81
group-onsemi 0:098463de4c5d 82 /* Gets offset value for each port */
group-onsemi 0:098463de4c5d 83 uint32_t offset;
group-onsemi 0:098463de4c5d 84 switch ((pin >> PORT_SHIFT) & 0x3) {
group-onsemi 0:098463de4c5d 85 case 0: offset = 0; // PIO0[23:0]
group-onsemi 0:098463de4c5d 86 break;
group-onsemi 0:098463de4c5d 87 case 1: offset = 24; // PIO1[31:0]
group-onsemi 0:098463de4c5d 88 break;
group-onsemi 0:098463de4c5d 89 case 2: offset = 56; // PIO2[7:0]
group-onsemi 0:098463de4c5d 90 break;
group-onsemi 0:098463de4c5d 91 }
group-onsemi 0:098463de4c5d 92 /* Set the INTPIN number : offset + pin_number */
group-onsemi 0:098463de4c5d 93 LPC_SYSCON->PINTSEL[obj->ch] = (offset + ((pin >> PIN_SHIFT) & 0x1F));
group-onsemi 0:098463de4c5d 94
group-onsemi 0:098463de4c5d 95 // Interrupt Wake-Up Enable
group-onsemi 0:098463de4c5d 96 LPC_SYSCON->STARTERP0 |= (1 << obj->ch);
group-onsemi 0:098463de4c5d 97
group-onsemi 0:098463de4c5d 98 LPC_GPIO_PORT->DIR[(pin >> PORT_SHIFT) & 0x3] &= ~(1 << ((pin >> PIN_SHIFT) & 0x1F));
group-onsemi 0:098463de4c5d 99
group-onsemi 0:098463de4c5d 100 void (*channels_irq)(void) = NULL;
group-onsemi 0:098463de4c5d 101 switch (obj->ch) {
group-onsemi 0:098463de4c5d 102 case 0: channels_irq = &gpio_irq0;
group-onsemi 0:098463de4c5d 103 break;
group-onsemi 0:098463de4c5d 104 case 1: channels_irq = &gpio_irq1;
group-onsemi 0:098463de4c5d 105 break;
group-onsemi 0:098463de4c5d 106 case 2: channels_irq = &gpio_irq2;
group-onsemi 0:098463de4c5d 107 break;
group-onsemi 0:098463de4c5d 108 case 3: channels_irq = &gpio_irq3;
group-onsemi 0:098463de4c5d 109 break;
group-onsemi 0:098463de4c5d 110 case 4: channels_irq = &gpio_irq4;
group-onsemi 0:098463de4c5d 111 break;
group-onsemi 0:098463de4c5d 112 case 5: channels_irq = &gpio_irq5;
group-onsemi 0:098463de4c5d 113 break;
group-onsemi 0:098463de4c5d 114 case 6: channels_irq = &gpio_irq6;
group-onsemi 0:098463de4c5d 115 break;
group-onsemi 0:098463de4c5d 116 case 7: channels_irq = &gpio_irq7;
group-onsemi 0:098463de4c5d 117 break;
group-onsemi 0:098463de4c5d 118 }
group-onsemi 0:098463de4c5d 119 NVIC_SetVector((IRQn_Type)(PININT_IRQ + obj->ch), (uint32_t)channels_irq);
group-onsemi 0:098463de4c5d 120 NVIC_EnableIRQ((IRQn_Type)(PININT_IRQ + obj->ch));
group-onsemi 0:098463de4c5d 121
group-onsemi 0:098463de4c5d 122 return 0;
group-onsemi 0:098463de4c5d 123 }
group-onsemi 0:098463de4c5d 124
group-onsemi 0:098463de4c5d 125 void gpio_irq_free(gpio_irq_t *obj) {
group-onsemi 0:098463de4c5d 126 channel_ids[obj->ch] = 0;
group-onsemi 0:098463de4c5d 127 LPC_SYSCON->STARTERP0 &= ~(1 << obj->ch);
group-onsemi 0:098463de4c5d 128 }
group-onsemi 0:098463de4c5d 129
group-onsemi 0:098463de4c5d 130 void gpio_irq_set(gpio_irq_t *obj, gpio_irq_event event, uint32_t enable) {
group-onsemi 0:098463de4c5d 131 unsigned int ch_bit = (1 << obj->ch);
group-onsemi 0:098463de4c5d 132
group-onsemi 0:098463de4c5d 133 // Clear interrupt
group-onsemi 0:098463de4c5d 134 if (!(LPC_GPIO_X->ISEL & ch_bit))
group-onsemi 0:098463de4c5d 135 LPC_GPIO_X->IST = ch_bit;
group-onsemi 0:098463de4c5d 136
group-onsemi 0:098463de4c5d 137 // Edge trigger
group-onsemi 0:098463de4c5d 138 LPC_GPIO_X->ISEL &= ~ch_bit;
group-onsemi 0:098463de4c5d 139 if (event == IRQ_RISE) {
group-onsemi 0:098463de4c5d 140 if (enable) {
group-onsemi 0:098463de4c5d 141 LPC_GPIO_X->IENR |= ch_bit;
group-onsemi 0:098463de4c5d 142 } else {
group-onsemi 0:098463de4c5d 143 LPC_GPIO_X->IENR &= ~ch_bit;
group-onsemi 0:098463de4c5d 144 }
group-onsemi 0:098463de4c5d 145 } else {
group-onsemi 0:098463de4c5d 146 if (enable) {
group-onsemi 0:098463de4c5d 147 LPC_GPIO_X->IENF |= ch_bit;
group-onsemi 0:098463de4c5d 148 } else {
group-onsemi 0:098463de4c5d 149 LPC_GPIO_X->IENF &= ~ch_bit;
group-onsemi 0:098463de4c5d 150 }
group-onsemi 0:098463de4c5d 151 }
group-onsemi 0:098463de4c5d 152 }
group-onsemi 0:098463de4c5d 153
group-onsemi 0:098463de4c5d 154 void gpio_irq_enable(gpio_irq_t *obj) {
group-onsemi 0:098463de4c5d 155 NVIC_EnableIRQ((IRQn_Type)(PININT_IRQ + obj->ch));
group-onsemi 0:098463de4c5d 156 }
group-onsemi 0:098463de4c5d 157
group-onsemi 0:098463de4c5d 158 void gpio_irq_disable(gpio_irq_t *obj) {
group-onsemi 0:098463de4c5d 159 NVIC_DisableIRQ((IRQn_Type)(PININT_IRQ + obj->ch));
group-onsemi 0:098463de4c5d 160 }
group-onsemi 0:098463de4c5d 161
group-onsemi 0:098463de4c5d 162 #endif