TUKS MCU Introductory course / TUKS-COURSE-THERMOMETER

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of TUKS-COURSE-TIMER by TUKS MCU Introductory course

Embed: (wiki syntax)

« Back to documentation index

APB2
Functions

APB2
[BUS Exported Functions]

Functions

__STATIC_INLINE void LL_APB2_GRP1_EnableClock (uint32_t Periphs)
 Enable APB2 peripherals clock.
__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock (uint32_t Periphs)
 Check if APB2 peripheral clock is enabled or not APB2ENR SYSCFGEN LL_APB2_GRP1_IsEnabledClock
APB2ENR FWEN LL_APB2_GRP1_IsEnabledClock
APB2ENR SDMMC1EN LL_APB2_GRP1_IsEnabledClock
APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock
APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock
APB2ENR TIM8EN LL_APB2_GRP1_IsEnabledClock
APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock
APB2ENR TIM15EN LL_APB2_GRP1_IsEnabledClock
APB2ENR TIM16EN LL_APB2_GRP1_IsEnabledClock
APB2ENR TIM17EN LL_APB2_GRP1_IsEnabledClock
APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock
APB2ENR SAI2EN LL_APB2_GRP1_IsEnabledClock
APB2ENR DFSDM1EN LL_APB2_GRP1_IsEnabledClock.
__STATIC_INLINE void LL_APB2_GRP1_DisableClock (uint32_t Periphs)
 Disable APB2 peripherals clock.
__STATIC_INLINE void LL_APB2_GRP1_ForceReset (uint32_t Periphs)
 Force APB2 peripherals reset.
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset (uint32_t Periphs)
 Release APB2 peripherals reset.
__STATIC_INLINE void LL_APB2_GRP1_EnableClockStopSleep (uint32_t Periphs)
 Enable APB2 peripheral clocks in Sleep and Stop modes APB2SMENR SYSCFGSMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR SDMMC1SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR TIM1SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR SPI1SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR TIM8SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR USART1SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR TIM15SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR TIM16SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR TIM17SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR SAI1SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR SAI2SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR DFSDM1SMEN LL_APB2_GRP1_EnableClockStopSleep.
__STATIC_INLINE void LL_APB2_GRP1_DisableClockStopSleep (uint32_t Periphs)
 Disable APB2 peripheral clocks in Sleep and Stop modes APB2SMENR SYSCFGSMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR SDMMC1SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR TIM1SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR SPI1SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR TIM8SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR USART1SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR TIM15SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR TIM16SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR TIM17SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR SAI1SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR SAI2SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR DFSDM1SMEN LL_APB2_GRP1_DisableClockStopSleep.

Function Documentation

__STATIC_INLINE void LL_APB2_GRP1_DisableClock ( uint32_t  Periphs )

Disable APB2 peripherals clock.

APB2ENR SYSCFGEN LL_APB2_GRP1_DisableClock
APB2ENR SDMMC1EN LL_APB2_GRP1_DisableClock
APB2ENR TIM1EN LL_APB2_GRP1_DisableClock
APB2ENR SPI1EN LL_APB2_GRP1_DisableClock
APB2ENR TIM8EN LL_APB2_GRP1_DisableClock
APB2ENR USART1EN LL_APB2_GRP1_DisableClock
APB2ENR TIM15EN LL_APB2_GRP1_DisableClock
APB2ENR TIM16EN LL_APB2_GRP1_DisableClock
APB2ENR TIM17EN LL_APB2_GRP1_DisableClock
APB2ENR SAI1EN LL_APB2_GRP1_DisableClock
APB2ENR SAI2EN LL_APB2_GRP1_DisableClock
APB2ENR DFSDM1EN LL_APB2_GRP1_DisableClock

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_APB2_GRP1_PERIPH_SYSCFG
  • LL_APB2_GRP1_PERIPH_SDMMC1 (*)
  • LL_APB2_GRP1_PERIPH_TIM1
  • LL_APB2_GRP1_PERIPH_SPI1
  • LL_APB2_GRP1_PERIPH_TIM8 (*)
  • LL_APB2_GRP1_PERIPH_USART1
  • LL_APB2_GRP1_PERIPH_TIM15
  • LL_APB2_GRP1_PERIPH_TIM16
  • LL_APB2_GRP1_PERIPH_TIM17 (*)
  • LL_APB2_GRP1_PERIPH_SAI1
  • LL_APB2_GRP1_PERIPH_SAI2 (*)
  • LL_APB2_GRP1_PERIPH_DFSDM1 (*)

(*) value not defined in all devices.

Return values:
None

Definition at line 1515 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_APB2_GRP1_DisableClockStopSleep ( uint32_t  Periphs )

Disable APB2 peripheral clocks in Sleep and Stop modes APB2SMENR SYSCFGSMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR SDMMC1SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR TIM1SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR SPI1SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR TIM8SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR USART1SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR TIM15SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR TIM16SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR TIM17SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR SAI1SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR SAI2SMEN LL_APB2_GRP1_DisableClockStopSleep
APB2SMENR DFSDM1SMEN LL_APB2_GRP1_DisableClockStopSleep.

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_APB2_GRP1_PERIPH_SYSCFG
  • LL_APB2_GRP1_PERIPH_SDMMC1 (*)
  • LL_APB2_GRP1_PERIPH_TIM1
  • LL_APB2_GRP1_PERIPH_SPI1
  • LL_APB2_GRP1_PERIPH_TIM8 (*)
  • LL_APB2_GRP1_PERIPH_USART1
  • LL_APB2_GRP1_PERIPH_TIM15
  • LL_APB2_GRP1_PERIPH_TIM16
  • LL_APB2_GRP1_PERIPH_TIM17 (*)
  • LL_APB2_GRP1_PERIPH_SAI1
  • LL_APB2_GRP1_PERIPH_SAI2 (*)
  • LL_APB2_GRP1_PERIPH_DFSDM1 (*)

(*) value not defined in all devices.

Return values:
None

Definition at line 1665 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_APB2_GRP1_EnableClock ( uint32_t  Periphs )

Enable APB2 peripherals clock.

APB2ENR SYSCFGEN LL_APB2_GRP1_EnableClock
APB2ENR FWEN LL_APB2_GRP1_EnableClock
APB2ENR SDMMC1EN LL_APB2_GRP1_EnableClock
APB2ENR TIM1EN LL_APB2_GRP1_EnableClock
APB2ENR SPI1EN LL_APB2_GRP1_EnableClock
APB2ENR TIM8EN LL_APB2_GRP1_EnableClock
APB2ENR USART1EN LL_APB2_GRP1_EnableClock
APB2ENR TIM15EN LL_APB2_GRP1_EnableClock
APB2ENR TIM16EN LL_APB2_GRP1_EnableClock
APB2ENR TIM17EN LL_APB2_GRP1_EnableClock
APB2ENR SAI1EN LL_APB2_GRP1_EnableClock
APB2ENR SAI2EN LL_APB2_GRP1_EnableClock
APB2ENR DFSDM1EN LL_APB2_GRP1_EnableClock

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_APB2_GRP1_PERIPH_SYSCFG
  • LL_APB2_GRP1_PERIPH_FW
  • LL_APB2_GRP1_PERIPH_SDMMC1 (*)
  • LL_APB2_GRP1_PERIPH_TIM1
  • LL_APB2_GRP1_PERIPH_SPI1
  • LL_APB2_GRP1_PERIPH_TIM8 (*)
  • LL_APB2_GRP1_PERIPH_USART1
  • LL_APB2_GRP1_PERIPH_TIM15
  • LL_APB2_GRP1_PERIPH_TIM16
  • LL_APB2_GRP1_PERIPH_TIM17 (*)
  • LL_APB2_GRP1_PERIPH_SAI1
  • LL_APB2_GRP1_PERIPH_SAI2 (*)
  • LL_APB2_GRP1_PERIPH_DFSDM1 (*)

(*) value not defined in all devices.

Return values:
None

Definition at line 1437 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_APB2_GRP1_EnableClockStopSleep ( uint32_t  Periphs )

Enable APB2 peripheral clocks in Sleep and Stop modes APB2SMENR SYSCFGSMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR SDMMC1SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR TIM1SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR SPI1SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR TIM8SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR USART1SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR TIM15SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR TIM16SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR TIM17SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR SAI1SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR SAI2SMEN LL_APB2_GRP1_EnableClockStopSleep
APB2SMENR DFSDM1SMEN LL_APB2_GRP1_EnableClockStopSleep.

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_APB2_GRP1_PERIPH_SYSCFG
  • LL_APB2_GRP1_PERIPH_SDMMC1 (*)
  • LL_APB2_GRP1_PERIPH_TIM1
  • LL_APB2_GRP1_PERIPH_SPI1
  • LL_APB2_GRP1_PERIPH_TIM8 (*)
  • LL_APB2_GRP1_PERIPH_USART1
  • LL_APB2_GRP1_PERIPH_TIM15
  • LL_APB2_GRP1_PERIPH_TIM16
  • LL_APB2_GRP1_PERIPH_TIM17 (*)
  • LL_APB2_GRP1_PERIPH_SAI1
  • LL_APB2_GRP1_PERIPH_SAI2 (*)
  • LL_APB2_GRP1_PERIPH_DFSDM1 (*)

(*) value not defined in all devices.

Return values:
None

Definition at line 1625 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_APB2_GRP1_ForceReset ( uint32_t  Periphs )

Force APB2 peripherals reset.

APB2RSTR SYSCFGRST LL_APB2_GRP1_ForceReset
APB2RSTR SDMMC1RST LL_APB2_GRP1_ForceReset
APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset
APB2RSTR SPI1RST LL_APB2_GRP1_ForceReset
APB2RSTR TIM8RST LL_APB2_GRP1_ForceReset
APB2RSTR USART1RST LL_APB2_GRP1_ForceReset
APB2RSTR TIM15RST LL_APB2_GRP1_ForceReset
APB2RSTR TIM16RST LL_APB2_GRP1_ForceReset
APB2RSTR TIM17RST LL_APB2_GRP1_ForceReset
APB2RSTR SAI1RST LL_APB2_GRP1_ForceReset
APB2RSTR SAI2RST LL_APB2_GRP1_ForceReset
APB2RSTR DFSDM1RST LL_APB2_GRP1_ForceReset

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_APB2_GRP1_PERIPH_ALL
  • LL_APB2_GRP1_PERIPH_SYSCFG
  • LL_APB2_GRP1_PERIPH_SDMMC1 (*)
  • LL_APB2_GRP1_PERIPH_TIM1
  • LL_APB2_GRP1_PERIPH_SPI1
  • LL_APB2_GRP1_PERIPH_TIM8 (*)
  • LL_APB2_GRP1_PERIPH_USART1
  • LL_APB2_GRP1_PERIPH_TIM15
  • LL_APB2_GRP1_PERIPH_TIM16
  • LL_APB2_GRP1_PERIPH_TIM17 (*)
  • LL_APB2_GRP1_PERIPH_SAI1
  • LL_APB2_GRP1_PERIPH_SAI2 (*)
  • LL_APB2_GRP1_PERIPH_DFSDM1 (*)

(*) value not defined in all devices.

Return values:
None

Definition at line 1552 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock ( uint32_t  Periphs )

Check if APB2 peripheral clock is enabled or not APB2ENR SYSCFGEN LL_APB2_GRP1_IsEnabledClock
APB2ENR FWEN LL_APB2_GRP1_IsEnabledClock
APB2ENR SDMMC1EN LL_APB2_GRP1_IsEnabledClock
APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock
APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock
APB2ENR TIM8EN LL_APB2_GRP1_IsEnabledClock
APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock
APB2ENR TIM15EN LL_APB2_GRP1_IsEnabledClock
APB2ENR TIM16EN LL_APB2_GRP1_IsEnabledClock
APB2ENR TIM17EN LL_APB2_GRP1_IsEnabledClock
APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock
APB2ENR SAI2EN LL_APB2_GRP1_IsEnabledClock
APB2ENR DFSDM1EN LL_APB2_GRP1_IsEnabledClock.

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_APB2_GRP1_PERIPH_SYSCFG
  • LL_APB2_GRP1_PERIPH_FW
  • LL_APB2_GRP1_PERIPH_SDMMC1 (*)
  • LL_APB2_GRP1_PERIPH_TIM1
  • LL_APB2_GRP1_PERIPH_SPI1
  • LL_APB2_GRP1_PERIPH_TIM8 (*)
  • LL_APB2_GRP1_PERIPH_USART1
  • LL_APB2_GRP1_PERIPH_TIM15
  • LL_APB2_GRP1_PERIPH_TIM16
  • LL_APB2_GRP1_PERIPH_TIM17 (*)
  • LL_APB2_GRP1_PERIPH_SAI1
  • LL_APB2_GRP1_PERIPH_SAI2 (*)
  • LL_APB2_GRP1_PERIPH_DFSDM1 (*)

(*) value not defined in all devices.

Return values:
Stateof Periphs (1 or 0).

Definition at line 1479 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset ( uint32_t  Periphs )

Release APB2 peripherals reset.

APB2RSTR SYSCFGRST LL_APB2_GRP1_ReleaseReset
APB2RSTR SDMMC1RST LL_APB2_GRP1_ReleaseReset
APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset
APB2RSTR SPI1RST LL_APB2_GRP1_ReleaseReset
APB2RSTR TIM8RST LL_APB2_GRP1_ReleaseReset
APB2RSTR USART1RST LL_APB2_GRP1_ReleaseReset
APB2RSTR TIM15RST LL_APB2_GRP1_ReleaseReset
APB2RSTR TIM16RST LL_APB2_GRP1_ReleaseReset
APB2RSTR TIM17RST LL_APB2_GRP1_ReleaseReset
APB2RSTR SAI1RST LL_APB2_GRP1_ReleaseReset
APB2RSTR SAI2RST LL_APB2_GRP1_ReleaseReset
APB2RSTR DFSDM1RST LL_APB2_GRP1_ReleaseReset

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_APB2_GRP1_PERIPH_ALL
  • LL_APB2_GRP1_PERIPH_SYSCFG
  • LL_APB2_GRP1_PERIPH_SDMMC1 (*)
  • LL_APB2_GRP1_PERIPH_TIM1
  • LL_APB2_GRP1_PERIPH_SPI1
  • LL_APB2_GRP1_PERIPH_TIM8 (*)
  • LL_APB2_GRP1_PERIPH_USART1
  • LL_APB2_GRP1_PERIPH_TIM15
  • LL_APB2_GRP1_PERIPH_TIM16
  • LL_APB2_GRP1_PERIPH_TIM17 (*)
  • LL_APB2_GRP1_PERIPH_SAI1
  • LL_APB2_GRP1_PERIPH_SAI2 (*)
  • LL_APB2_GRP1_PERIPH_DFSDM1 (*)

(*) value not defined in all devices.

Return values:
None

Definition at line 1589 of file stm32l4xx_ll_bus.h.

Generated on Tue Jul 12 2022 17:38:55 by  doxygen 1.7.2