TUKS MCU Introductory course / TUKS-COURSE-THERMOMETER

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of TUKS-COURSE-TIMER by TUKS MCU Introductory course

Embed: (wiki syntax)

« Back to documentation index

AHB2
Functions

AHB2
[BUS Exported Functions]

Functions

__STATIC_INLINE void LL_AHB2_GRP1_EnableClock (uint32_t Periphs)
 Enable AHB2 peripherals clock.
__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock (uint32_t Periphs)
 Check if AHB2 peripheral clock is enabled or not AHB2ENR GPIOAEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOBEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOCEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIODEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOEEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOFEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOGEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOHEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR OTGFSEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR ADCEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR AESEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR RNGEN LL_AHB2_GRP1_IsEnabledClock.
__STATIC_INLINE void LL_AHB2_GRP1_DisableClock (uint32_t Periphs)
 Disable AHB2 peripherals clock.
__STATIC_INLINE void LL_AHB2_GRP1_ForceReset (uint32_t Periphs)
 Force AHB2 peripherals reset.
__STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset (uint32_t Periphs)
 Release AHB2 peripherals reset.
__STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep (uint32_t Periphs)
 Enable AHB2 peripheral clocks in Sleep and Stop modes AHB2SMENR GPIOASMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIODSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOESMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR ADCSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR AESSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR RNGSMEN LL_AHB2_GRP1_EnableClockStopSleep.
__STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep (uint32_t Periphs)
 Disable AHB2 peripheral clocks in Sleep and Stop modes AHB2SMENR GPIOASMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIODSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOESMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR ADCSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR AESSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR RNGSMEN LL_AHB2_GRP1_DisableClockStopSleep.

Function Documentation

__STATIC_INLINE void LL_AHB2_GRP1_DisableClock ( uint32_t  Periphs )

Disable AHB2 peripherals clock.

AHB2ENR GPIOAEN LL_AHB2_GRP1_DisableClock
AHB2ENR GPIOBEN LL_AHB2_GRP1_DisableClock
AHB2ENR GPIOCEN LL_AHB2_GRP1_DisableClock
AHB2ENR GPIODEN LL_AHB2_GRP1_DisableClock
AHB2ENR GPIOEEN LL_AHB2_GRP1_DisableClock
AHB2ENR GPIOFEN LL_AHB2_GRP1_DisableClock
AHB2ENR GPIOGEN LL_AHB2_GRP1_DisableClock
AHB2ENR GPIOHEN LL_AHB2_GRP1_DisableClock
AHB2ENR OTGFSEN LL_AHB2_GRP1_DisableClock
AHB2ENR ADCEN LL_AHB2_GRP1_DisableClock
AHB2ENR AESEN LL_AHB2_GRP1_DisableClock
AHB2ENR RNGEN LL_AHB2_GRP1_DisableClock

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB2_GRP1_PERIPH_GPIOA
  • LL_AHB2_GRP1_PERIPH_GPIOB
  • LL_AHB2_GRP1_PERIPH_GPIOC
  • LL_AHB2_GRP1_PERIPH_GPIOD (*)
  • LL_AHB2_GRP1_PERIPH_GPIOE (*)
  • LL_AHB2_GRP1_PERIPH_GPIOF (*)
  • LL_AHB2_GRP1_PERIPH_GPIOG (*)
  • LL_AHB2_GRP1_PERIPH_GPIOH
  • LL_AHB2_GRP1_PERIPH_OTGFS (*)
  • LL_AHB2_GRP1_PERIPH_ADC
  • LL_AHB2_GRP1_PERIPH_AES (*)
  • LL_AHB2_GRP1_PERIPH_RNG

(*) value not defined in all devices.

Return values:
None

Definition at line 548 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep ( uint32_t  Periphs )

Disable AHB2 peripheral clocks in Sleep and Stop modes AHB2SMENR GPIOASMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIODSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOESMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR ADCSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR AESSMEN LL_AHB2_GRP1_DisableClockStopSleep
AHB2SMENR RNGSMEN LL_AHB2_GRP1_DisableClockStopSleep.

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB2_GRP1_PERIPH_GPIOA
  • LL_AHB2_GRP1_PERIPH_GPIOB
  • LL_AHB2_GRP1_PERIPH_GPIOC
  • LL_AHB2_GRP1_PERIPH_GPIOD (*)
  • LL_AHB2_GRP1_PERIPH_GPIOE (*)
  • LL_AHB2_GRP1_PERIPH_GPIOF (*)
  • LL_AHB2_GRP1_PERIPH_GPIOG (*)
  • LL_AHB2_GRP1_PERIPH_GPIOH
  • LL_AHB2_GRP1_PERIPH_SRAM2
  • LL_AHB2_GRP1_PERIPH_OTGFS (*)
  • LL_AHB2_GRP1_PERIPH_ADC
  • LL_AHB2_GRP1_PERIPH_AES (*)
  • LL_AHB2_GRP1_PERIPH_RNG

(*) value not defined in all devices.

Return values:
None

Definition at line 702 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_AHB2_GRP1_EnableClock ( uint32_t  Periphs )

Enable AHB2 peripherals clock.

AHB2ENR GPIOAEN LL_AHB2_GRP1_EnableClock
AHB2ENR GPIOBEN LL_AHB2_GRP1_EnableClock
AHB2ENR GPIOCEN LL_AHB2_GRP1_EnableClock
AHB2ENR GPIODEN LL_AHB2_GRP1_EnableClock
AHB2ENR GPIOEEN LL_AHB2_GRP1_EnableClock
AHB2ENR GPIOFEN LL_AHB2_GRP1_EnableClock
AHB2ENR GPIOGEN LL_AHB2_GRP1_EnableClock
AHB2ENR GPIOHEN LL_AHB2_GRP1_EnableClock
AHB2ENR OTGFSEN LL_AHB2_GRP1_EnableClock
AHB2ENR ADCEN LL_AHB2_GRP1_EnableClock
AHB2ENR AESEN LL_AHB2_GRP1_EnableClock
AHB2ENR RNGEN LL_AHB2_GRP1_EnableClock

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB2_GRP1_PERIPH_GPIOA
  • LL_AHB2_GRP1_PERIPH_GPIOB
  • LL_AHB2_GRP1_PERIPH_GPIOC
  • LL_AHB2_GRP1_PERIPH_GPIOD (*)
  • LL_AHB2_GRP1_PERIPH_GPIOE (*)
  • LL_AHB2_GRP1_PERIPH_GPIOF (*)
  • LL_AHB2_GRP1_PERIPH_GPIOG (*)
  • LL_AHB2_GRP1_PERIPH_GPIOH
  • LL_AHB2_GRP1_PERIPH_OTGFS (*)
  • LL_AHB2_GRP1_PERIPH_ADC
  • LL_AHB2_GRP1_PERIPH_AES (*)
  • LL_AHB2_GRP1_PERIPH_RNG

(*) value not defined in all devices.

Return values:
None

Definition at line 472 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep ( uint32_t  Periphs )

Enable AHB2 peripheral clocks in Sleep and Stop modes AHB2SMENR GPIOASMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIODSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOESMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR ADCSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR AESSMEN LL_AHB2_GRP1_EnableClockStopSleep
AHB2SMENR RNGSMEN LL_AHB2_GRP1_EnableClockStopSleep.

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB2_GRP1_PERIPH_GPIOA
  • LL_AHB2_GRP1_PERIPH_GPIOB
  • LL_AHB2_GRP1_PERIPH_GPIOC
  • LL_AHB2_GRP1_PERIPH_GPIOD (*)
  • LL_AHB2_GRP1_PERIPH_GPIOE (*)
  • LL_AHB2_GRP1_PERIPH_GPIOF (*)
  • LL_AHB2_GRP1_PERIPH_GPIOG (*)
  • LL_AHB2_GRP1_PERIPH_GPIOH
  • LL_AHB2_GRP1_PERIPH_SRAM2
  • LL_AHB2_GRP1_PERIPH_OTGFS (*)
  • LL_AHB2_GRP1_PERIPH_ADC
  • LL_AHB2_GRP1_PERIPH_AES (*)
  • LL_AHB2_GRP1_PERIPH_RNG

(*) value not defined in all devices.

Return values:
None

Definition at line 660 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_AHB2_GRP1_ForceReset ( uint32_t  Periphs )

Force AHB2 peripherals reset.

AHB2RSTR GPIOARST LL_AHB2_GRP1_ForceReset
AHB2RSTR GPIOBRST LL_AHB2_GRP1_ForceReset
AHB2RSTR GPIOCRST LL_AHB2_GRP1_ForceReset
AHB2RSTR GPIODRST LL_AHB2_GRP1_ForceReset
AHB2RSTR GPIOERST LL_AHB2_GRP1_ForceReset
AHB2RSTR GPIOFRST LL_AHB2_GRP1_ForceReset
AHB2RSTR GPIOGRST LL_AHB2_GRP1_ForceReset
AHB2RSTR GPIOHRST LL_AHB2_GRP1_ForceReset
AHB2RSTR OTGFSRST LL_AHB2_GRP1_ForceReset
AHB2RSTR ADCRST LL_AHB2_GRP1_ForceReset
AHB2RSTR AESRST LL_AHB2_GRP1_ForceReset
AHB2RSTR RNGRST LL_AHB2_GRP1_ForceReset

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB2_GRP1_PERIPH_ALL
  • LL_AHB2_GRP1_PERIPH_GPIOA
  • LL_AHB2_GRP1_PERIPH_GPIOB
  • LL_AHB2_GRP1_PERIPH_GPIOC
  • LL_AHB2_GRP1_PERIPH_GPIOD (*)
  • LL_AHB2_GRP1_PERIPH_GPIOE (*)
  • LL_AHB2_GRP1_PERIPH_GPIOF (*)
  • LL_AHB2_GRP1_PERIPH_GPIOG (*)
  • LL_AHB2_GRP1_PERIPH_GPIOH
  • LL_AHB2_GRP1_PERIPH_OTGFS (*)
  • LL_AHB2_GRP1_PERIPH_ADC
  • LL_AHB2_GRP1_PERIPH_AES (*)
  • LL_AHB2_GRP1_PERIPH_RNG

(*) value not defined in all devices.

Return values:
None

Definition at line 585 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock ( uint32_t  Periphs )

Check if AHB2 peripheral clock is enabled or not AHB2ENR GPIOAEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOBEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOCEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIODEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOEEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOFEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOGEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR GPIOHEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR OTGFSEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR ADCEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR AESEN LL_AHB2_GRP1_IsEnabledClock
AHB2ENR RNGEN LL_AHB2_GRP1_IsEnabledClock.

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB2_GRP1_PERIPH_GPIOA
  • LL_AHB2_GRP1_PERIPH_GPIOB
  • LL_AHB2_GRP1_PERIPH_GPIOC
  • LL_AHB2_GRP1_PERIPH_GPIOD (*)
  • LL_AHB2_GRP1_PERIPH_GPIOE (*)
  • LL_AHB2_GRP1_PERIPH_GPIOF (*)
  • LL_AHB2_GRP1_PERIPH_GPIOG (*)
  • LL_AHB2_GRP1_PERIPH_GPIOH
  • LL_AHB2_GRP1_PERIPH_OTGFS (*)
  • LL_AHB2_GRP1_PERIPH_ADC
  • LL_AHB2_GRP1_PERIPH_AES (*)
  • LL_AHB2_GRP1_PERIPH_RNG

(*) value not defined in all devices.

Return values:
Stateof Periphs (1 or 0).

Definition at line 512 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset ( uint32_t  Periphs )

Release AHB2 peripherals reset.

AHB2RSTR GPIOARST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR GPIOBRST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR GPIOCRST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR GPIODRST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR GPIOERST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR GPIOFRST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR GPIOGRST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR GPIOHRST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR OTGFSRST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR ADCRST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR AESRST LL_AHB2_GRP1_ReleaseReset
AHB2RSTR RNGRST LL_AHB2_GRP1_ReleaseReset

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB2_GRP1_PERIPH_ALL
  • LL_AHB2_GRP1_PERIPH_GPIOA
  • LL_AHB2_GRP1_PERIPH_GPIOB
  • LL_AHB2_GRP1_PERIPH_GPIOC
  • LL_AHB2_GRP1_PERIPH_GPIOD (*)
  • LL_AHB2_GRP1_PERIPH_GPIOE (*)
  • LL_AHB2_GRP1_PERIPH_GPIOF (*)
  • LL_AHB2_GRP1_PERIPH_GPIOG (*)
  • LL_AHB2_GRP1_PERIPH_GPIOH
  • LL_AHB2_GRP1_PERIPH_OTGFS (*)
  • LL_AHB2_GRP1_PERIPH_ADC
  • LL_AHB2_GRP1_PERIPH_AES (*)
  • LL_AHB2_GRP1_PERIPH_RNG

(*) value not defined in all devices.

Return values:
None

Definition at line 622 of file stm32l4xx_ll_bus.h.

Generated on Tue Jul 12 2022 17:38:55 by  doxygen 1.7.2