Mouse code for the MacroRat
mbed-dev/targets/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFR32MG1/device/efr32mg1p_prs_signals.h@46:b156ef445742, 2017-06-03 (annotated)
- Committer:
- sahilmgandhi
- Date:
- Sat Jun 03 00:22:44 2017 +0000
- Revision:
- 46:b156ef445742
- Parent:
- 18:6a4db94011d3
Final code for internal battlebot competition.
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
sahilmgandhi | 18:6a4db94011d3 | 1 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 2 | * @file efr32mg1p_prs_signals.h |
sahilmgandhi | 18:6a4db94011d3 | 3 | * @brief EFR32MG1P_PRS_SIGNALS register and bit field definitions |
sahilmgandhi | 18:6a4db94011d3 | 4 | * @version 5.1.2 |
sahilmgandhi | 18:6a4db94011d3 | 5 | ****************************************************************************** |
sahilmgandhi | 18:6a4db94011d3 | 6 | * @section License |
sahilmgandhi | 18:6a4db94011d3 | 7 | * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b> |
sahilmgandhi | 18:6a4db94011d3 | 8 | ****************************************************************************** |
sahilmgandhi | 18:6a4db94011d3 | 9 | * |
sahilmgandhi | 18:6a4db94011d3 | 10 | * Permission is granted to anyone to use this software for any purpose, |
sahilmgandhi | 18:6a4db94011d3 | 11 | * including commercial applications, and to alter it and redistribute it |
sahilmgandhi | 18:6a4db94011d3 | 12 | * freely, subject to the following restrictions: |
sahilmgandhi | 18:6a4db94011d3 | 13 | * |
sahilmgandhi | 18:6a4db94011d3 | 14 | * 1. The origin of this software must not be misrepresented; you must not |
sahilmgandhi | 18:6a4db94011d3 | 15 | * claim that you wrote the original software.@n |
sahilmgandhi | 18:6a4db94011d3 | 16 | * 2. Altered source versions must be plainly marked as such, and must not be |
sahilmgandhi | 18:6a4db94011d3 | 17 | * misrepresented as being the original software.@n |
sahilmgandhi | 18:6a4db94011d3 | 18 | * 3. This notice may not be removed or altered from any source distribution. |
sahilmgandhi | 18:6a4db94011d3 | 19 | * |
sahilmgandhi | 18:6a4db94011d3 | 20 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
sahilmgandhi | 18:6a4db94011d3 | 21 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
sahilmgandhi | 18:6a4db94011d3 | 22 | * providing the Software "AS IS", with no express or implied warranties of any |
sahilmgandhi | 18:6a4db94011d3 | 23 | * kind, including, but not limited to, any implied warranties of |
sahilmgandhi | 18:6a4db94011d3 | 24 | * merchantability or fitness for any particular purpose or warranties against |
sahilmgandhi | 18:6a4db94011d3 | 25 | * infringement of any proprietary rights of a third party. |
sahilmgandhi | 18:6a4db94011d3 | 26 | * |
sahilmgandhi | 18:6a4db94011d3 | 27 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
sahilmgandhi | 18:6a4db94011d3 | 28 | * incidental, or special damages, or any other relief, or for any claim by |
sahilmgandhi | 18:6a4db94011d3 | 29 | * any third party, arising from your use of this Software. |
sahilmgandhi | 18:6a4db94011d3 | 30 | * |
sahilmgandhi | 18:6a4db94011d3 | 31 | *****************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 32 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 33 | * @addtogroup Parts |
sahilmgandhi | 18:6a4db94011d3 | 34 | * @{ |
sahilmgandhi | 18:6a4db94011d3 | 35 | ******************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 36 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 37 | * @addtogroup EFR32MG1P_PRS_Signals |
sahilmgandhi | 18:6a4db94011d3 | 38 | * @{ |
sahilmgandhi | 18:6a4db94011d3 | 39 | * @brief PRS Signal names |
sahilmgandhi | 18:6a4db94011d3 | 40 | *****************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 41 | #define PRS_PRS_CH0 ((1 << 8) + 0) /**< PRS PRS channel 0 */ |
sahilmgandhi | 18:6a4db94011d3 | 42 | #define PRS_PRS_CH1 ((1 << 8) + 1) /**< PRS PRS channel 1 */ |
sahilmgandhi | 18:6a4db94011d3 | 43 | #define PRS_PRS_CH2 ((1 << 8) + 2) /**< PRS PRS channel 2 */ |
sahilmgandhi | 18:6a4db94011d3 | 44 | #define PRS_PRS_CH3 ((1 << 8) + 3) /**< PRS PRS channel 3 */ |
sahilmgandhi | 18:6a4db94011d3 | 45 | #define PRS_PRS_CH4 ((1 << 8) + 4) /**< PRS PRS channel 4 */ |
sahilmgandhi | 18:6a4db94011d3 | 46 | #define PRS_PRS_CH5 ((1 << 8) + 5) /**< PRS PRS channel 5 */ |
sahilmgandhi | 18:6a4db94011d3 | 47 | #define PRS_PRS_CH6 ((1 << 8) + 6) /**< PRS PRS channel 6 */ |
sahilmgandhi | 18:6a4db94011d3 | 48 | #define PRS_PRS_CH7 ((1 << 8) + 7) /**< PRS PRS channel 7 */ |
sahilmgandhi | 18:6a4db94011d3 | 49 | #define PRS_PRS_CH8 ((2 << 8) + 0) /**< PRS PRS channel 8 */ |
sahilmgandhi | 18:6a4db94011d3 | 50 | #define PRS_PRS_CH9 ((2 << 8) + 1) /**< PRS PRS channel 9 */ |
sahilmgandhi | 18:6a4db94011d3 | 51 | #define PRS_PRS_CH10 ((2 << 8) + 2) /**< PRS PRS channel 10 */ |
sahilmgandhi | 18:6a4db94011d3 | 52 | #define PRS_PRS_CH11 ((2 << 8) + 3) /**< PRS PRS channel 11 */ |
sahilmgandhi | 18:6a4db94011d3 | 53 | #define PRS_ACMP0_OUT ((6 << 8) + 0) /**< PRS Analog comparator output */ |
sahilmgandhi | 18:6a4db94011d3 | 54 | #define PRS_ACMP1_OUT ((7 << 8) + 0) /**< PRS Analog comparator output */ |
sahilmgandhi | 18:6a4db94011d3 | 55 | #define PRS_ADC0_SINGLE ((8 << 8) + 0) /**< PRS ADC single conversion done */ |
sahilmgandhi | 18:6a4db94011d3 | 56 | #define PRS_ADC0_SCAN ((8 << 8) + 1) /**< PRS ADC scan conversion done */ |
sahilmgandhi | 18:6a4db94011d3 | 57 | #define PRS_USART0_IRTX ((16 << 8) + 0) /**< PRS USART 0 IRDA out */ |
sahilmgandhi | 18:6a4db94011d3 | 58 | #define PRS_USART0_TXC ((16 << 8) + 1) /**< PRS USART 0 TX complete */ |
sahilmgandhi | 18:6a4db94011d3 | 59 | #define PRS_USART0_RXDATAV ((16 << 8) + 2) /**< PRS USART 0 RX Data Valid */ |
sahilmgandhi | 18:6a4db94011d3 | 60 | #define PRS_USART0_RTS ((16 << 8) + 3) /**< PRS USART 0 RTS */ |
sahilmgandhi | 18:6a4db94011d3 | 61 | #define PRS_USART0_TX ((16 << 8) + 5) /**< PRS USART 0 TX */ |
sahilmgandhi | 18:6a4db94011d3 | 62 | #define PRS_USART0_CS ((16 << 8) + 6) /**< PRS USART 0 CS */ |
sahilmgandhi | 18:6a4db94011d3 | 63 | #define PRS_USART1_TXC ((17 << 8) + 1) /**< PRS USART 1 TX complete */ |
sahilmgandhi | 18:6a4db94011d3 | 64 | #define PRS_USART1_RXDATAV ((17 << 8) + 2) /**< PRS USART 1 RX Data Valid */ |
sahilmgandhi | 18:6a4db94011d3 | 65 | #define PRS_USART1_RTS ((17 << 8) + 3) /**< PRS USART 0 RTS */ |
sahilmgandhi | 18:6a4db94011d3 | 66 | #define PRS_USART1_TX ((17 << 8) + 5) /**< PRS USART 1 TX */ |
sahilmgandhi | 18:6a4db94011d3 | 67 | #define PRS_USART1_CS ((17 << 8) + 6) /**< PRS USART 1 CS */ |
sahilmgandhi | 18:6a4db94011d3 | 68 | #define PRS_TIMER0_UF ((28 << 8) + 0) /**< PRS Timer 0 Underflow */ |
sahilmgandhi | 18:6a4db94011d3 | 69 | #define PRS_TIMER0_OF ((28 << 8) + 1) /**< PRS Timer 0 Overflow */ |
sahilmgandhi | 18:6a4db94011d3 | 70 | #define PRS_TIMER0_CC0 ((28 << 8) + 2) /**< PRS Timer 0 Compare/Capture 0 */ |
sahilmgandhi | 18:6a4db94011d3 | 71 | #define PRS_TIMER0_CC1 ((28 << 8) + 3) /**< PRS Timer 0 Compare/Capture 1 */ |
sahilmgandhi | 18:6a4db94011d3 | 72 | #define PRS_TIMER0_CC2 ((28 << 8) + 4) /**< PRS Timer 0 Compare/Capture 2 */ |
sahilmgandhi | 18:6a4db94011d3 | 73 | #define PRS_TIMER1_UF ((29 << 8) + 0) /**< PRS Timer 1 Underflow */ |
sahilmgandhi | 18:6a4db94011d3 | 74 | #define PRS_TIMER1_OF ((29 << 8) + 1) /**< PRS Timer 1 Overflow */ |
sahilmgandhi | 18:6a4db94011d3 | 75 | #define PRS_TIMER1_CC0 ((29 << 8) + 2) /**< PRS Timer 1 Compare/Capture 0 */ |
sahilmgandhi | 18:6a4db94011d3 | 76 | #define PRS_TIMER1_CC1 ((29 << 8) + 3) /**< PRS Timer 1 Compare/Capture 1 */ |
sahilmgandhi | 18:6a4db94011d3 | 77 | #define PRS_TIMER1_CC2 ((29 << 8) + 4) /**< PRS Timer 1 Compare/Capture 2 */ |
sahilmgandhi | 18:6a4db94011d3 | 78 | #define PRS_TIMER1_CC3 ((29 << 8) + 5) /**< PRS Timer 1 Compare/Capture 3 */ |
sahilmgandhi | 18:6a4db94011d3 | 79 | #define PRS_RTCC_CCV0 ((41 << 8) + 1) /**< PRS RTCC Compare 0 */ |
sahilmgandhi | 18:6a4db94011d3 | 80 | #define PRS_RTCC_CCV1 ((41 << 8) + 2) /**< PRS RTCC Compare 1 */ |
sahilmgandhi | 18:6a4db94011d3 | 81 | #define PRS_RTCC_CCV2 ((41 << 8) + 3) /**< PRS RTCC Compare 2 */ |
sahilmgandhi | 18:6a4db94011d3 | 82 | #define PRS_GPIO_PIN0 ((48 << 8) + 0) /**< PRS GPIO pin 0 */ |
sahilmgandhi | 18:6a4db94011d3 | 83 | #define PRS_GPIO_PIN1 ((48 << 8) + 1) /**< PRS GPIO pin 1 */ |
sahilmgandhi | 18:6a4db94011d3 | 84 | #define PRS_GPIO_PIN2 ((48 << 8) + 2) /**< PRS GPIO pin 2 */ |
sahilmgandhi | 18:6a4db94011d3 | 85 | #define PRS_GPIO_PIN3 ((48 << 8) + 3) /**< PRS GPIO pin 3 */ |
sahilmgandhi | 18:6a4db94011d3 | 86 | #define PRS_GPIO_PIN4 ((48 << 8) + 4) /**< PRS GPIO pin 4 */ |
sahilmgandhi | 18:6a4db94011d3 | 87 | #define PRS_GPIO_PIN5 ((48 << 8) + 5) /**< PRS GPIO pin 5 */ |
sahilmgandhi | 18:6a4db94011d3 | 88 | #define PRS_GPIO_PIN6 ((48 << 8) + 6) /**< PRS GPIO pin 6 */ |
sahilmgandhi | 18:6a4db94011d3 | 89 | #define PRS_GPIO_PIN7 ((48 << 8) + 7) /**< PRS GPIO pin 7 */ |
sahilmgandhi | 18:6a4db94011d3 | 90 | #define PRS_GPIO_PIN8 ((49 << 8) + 0) /**< PRS GPIO pin 8 */ |
sahilmgandhi | 18:6a4db94011d3 | 91 | #define PRS_GPIO_PIN9 ((49 << 8) + 1) /**< PRS GPIO pin 9 */ |
sahilmgandhi | 18:6a4db94011d3 | 92 | #define PRS_GPIO_PIN10 ((49 << 8) + 2) /**< PRS GPIO pin 10 */ |
sahilmgandhi | 18:6a4db94011d3 | 93 | #define PRS_GPIO_PIN11 ((49 << 8) + 3) /**< PRS GPIO pin 11 */ |
sahilmgandhi | 18:6a4db94011d3 | 94 | #define PRS_GPIO_PIN12 ((49 << 8) + 4) /**< PRS GPIO pin 12 */ |
sahilmgandhi | 18:6a4db94011d3 | 95 | #define PRS_GPIO_PIN13 ((49 << 8) + 5) /**< PRS GPIO pin 13 */ |
sahilmgandhi | 18:6a4db94011d3 | 96 | #define PRS_GPIO_PIN14 ((49 << 8) + 6) /**< PRS GPIO pin 14 */ |
sahilmgandhi | 18:6a4db94011d3 | 97 | #define PRS_GPIO_PIN15 ((49 << 8) + 7) /**< PRS GPIO pin 15 */ |
sahilmgandhi | 18:6a4db94011d3 | 98 | #define PRS_LETIMER0_CH0 ((52 << 8) + 0) /**< PRS LETIMER CH0 Out */ |
sahilmgandhi | 18:6a4db94011d3 | 99 | #define PRS_LETIMER0_CH1 ((52 << 8) + 1) /**< PRS LETIMER CH1 Out */ |
sahilmgandhi | 18:6a4db94011d3 | 100 | #define PRS_PCNT0_TCC ((54 << 8) + 0) /**< PRS Triggered compare match */ |
sahilmgandhi | 18:6a4db94011d3 | 101 | #define PRS_PCNT0_UFOF ((54 << 8) + 1) /**< PRS Counter overflow or underflow */ |
sahilmgandhi | 18:6a4db94011d3 | 102 | #define PRS_PCNT0_DIR ((54 << 8) + 2) /**< PRS Counter direction */ |
sahilmgandhi | 18:6a4db94011d3 | 103 | #define PRS_CRYOTIMER_PERIOD ((60 << 8) + 0) /**< PRS CRYOTIMER Output */ |
sahilmgandhi | 18:6a4db94011d3 | 104 | #define PRS_CMU_CLKOUT0 ((61 << 8) + 0) /**< PRS Clock Output 0 */ |
sahilmgandhi | 18:6a4db94011d3 | 105 | #define PRS_CMU_CLKOUT1 ((61 << 8) + 1) /**< PRS Clock Output 1 */ |
sahilmgandhi | 18:6a4db94011d3 | 106 | #define PRS_CM4_TXEV ((67 << 8) + 0) /**< PRS */ |
sahilmgandhi | 18:6a4db94011d3 | 107 | |
sahilmgandhi | 18:6a4db94011d3 | 108 | /** @} End of group EFR32MG1P_PRS */ |
sahilmgandhi | 18:6a4db94011d3 | 109 | /** @} End of group Parts */ |
sahilmgandhi | 18:6a4db94011d3 | 110 |