Mouse code for the MacroRat
mbed-dev/targets/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFR32MG1/device/efr32mg1p_rmu.h@46:b156ef445742, 2017-06-03 (annotated)
- Committer:
- sahilmgandhi
- Date:
- Sat Jun 03 00:22:44 2017 +0000
- Revision:
- 46:b156ef445742
- Parent:
- 18:6a4db94011d3
Final code for internal battlebot competition.
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
sahilmgandhi | 18:6a4db94011d3 | 1 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 2 | * @file efr32mg1p_rmu.h |
sahilmgandhi | 18:6a4db94011d3 | 3 | * @brief EFR32MG1P_RMU register and bit field definitions |
sahilmgandhi | 18:6a4db94011d3 | 4 | * @version 5.1.2 |
sahilmgandhi | 18:6a4db94011d3 | 5 | ****************************************************************************** |
sahilmgandhi | 18:6a4db94011d3 | 6 | * @section License |
sahilmgandhi | 18:6a4db94011d3 | 7 | * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b> |
sahilmgandhi | 18:6a4db94011d3 | 8 | ****************************************************************************** |
sahilmgandhi | 18:6a4db94011d3 | 9 | * |
sahilmgandhi | 18:6a4db94011d3 | 10 | * Permission is granted to anyone to use this software for any purpose, |
sahilmgandhi | 18:6a4db94011d3 | 11 | * including commercial applications, and to alter it and redistribute it |
sahilmgandhi | 18:6a4db94011d3 | 12 | * freely, subject to the following restrictions: |
sahilmgandhi | 18:6a4db94011d3 | 13 | * |
sahilmgandhi | 18:6a4db94011d3 | 14 | * 1. The origin of this software must not be misrepresented; you must not |
sahilmgandhi | 18:6a4db94011d3 | 15 | * claim that you wrote the original software.@n |
sahilmgandhi | 18:6a4db94011d3 | 16 | * 2. Altered source versions must be plainly marked as such, and must not be |
sahilmgandhi | 18:6a4db94011d3 | 17 | * misrepresented as being the original software.@n |
sahilmgandhi | 18:6a4db94011d3 | 18 | * 3. This notice may not be removed or altered from any source distribution. |
sahilmgandhi | 18:6a4db94011d3 | 19 | * |
sahilmgandhi | 18:6a4db94011d3 | 20 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
sahilmgandhi | 18:6a4db94011d3 | 21 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
sahilmgandhi | 18:6a4db94011d3 | 22 | * providing the Software "AS IS", with no express or implied warranties of any |
sahilmgandhi | 18:6a4db94011d3 | 23 | * kind, including, but not limited to, any implied warranties of |
sahilmgandhi | 18:6a4db94011d3 | 24 | * merchantability or fitness for any particular purpose or warranties against |
sahilmgandhi | 18:6a4db94011d3 | 25 | * infringement of any proprietary rights of a third party. |
sahilmgandhi | 18:6a4db94011d3 | 26 | * |
sahilmgandhi | 18:6a4db94011d3 | 27 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
sahilmgandhi | 18:6a4db94011d3 | 28 | * incidental, or special damages, or any other relief, or for any claim by |
sahilmgandhi | 18:6a4db94011d3 | 29 | * any third party, arising from your use of this Software. |
sahilmgandhi | 18:6a4db94011d3 | 30 | * |
sahilmgandhi | 18:6a4db94011d3 | 31 | *****************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 32 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 33 | * @addtogroup Parts |
sahilmgandhi | 18:6a4db94011d3 | 34 | * @{ |
sahilmgandhi | 18:6a4db94011d3 | 35 | ******************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 36 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 37 | * @defgroup EFR32MG1P_RMU |
sahilmgandhi | 18:6a4db94011d3 | 38 | * @{ |
sahilmgandhi | 18:6a4db94011d3 | 39 | * @brief EFR32MG1P_RMU Register Declaration |
sahilmgandhi | 18:6a4db94011d3 | 40 | *****************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 41 | typedef struct |
sahilmgandhi | 18:6a4db94011d3 | 42 | { |
sahilmgandhi | 18:6a4db94011d3 | 43 | __IOM uint32_t CTRL; /**< Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 44 | __IM uint32_t RSTCAUSE; /**< Reset Cause Register */ |
sahilmgandhi | 18:6a4db94011d3 | 45 | __IOM uint32_t CMD; /**< Command Register */ |
sahilmgandhi | 18:6a4db94011d3 | 46 | __IOM uint32_t RST; /**< Reset Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 47 | __IOM uint32_t LOCK; /**< Configuration Lock Register */ |
sahilmgandhi | 18:6a4db94011d3 | 48 | } RMU_TypeDef; /** @} */ |
sahilmgandhi | 18:6a4db94011d3 | 49 | |
sahilmgandhi | 18:6a4db94011d3 | 50 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 51 | * @defgroup EFR32MG1P_RMU_BitFields |
sahilmgandhi | 18:6a4db94011d3 | 52 | * @{ |
sahilmgandhi | 18:6a4db94011d3 | 53 | *****************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 54 | |
sahilmgandhi | 18:6a4db94011d3 | 55 | /* Bit fields for RMU CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 56 | #define _RMU_CTRL_RESETVALUE 0x00004224UL /**< Default value for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 57 | #define _RMU_CTRL_MASK 0x03007777UL /**< Mask for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 58 | #define _RMU_CTRL_WDOGRMODE_SHIFT 0 /**< Shift value for RMU_WDOGRMODE */ |
sahilmgandhi | 18:6a4db94011d3 | 59 | #define _RMU_CTRL_WDOGRMODE_MASK 0x7UL /**< Bit mask for RMU_WDOGRMODE */ |
sahilmgandhi | 18:6a4db94011d3 | 60 | #define _RMU_CTRL_WDOGRMODE_DISABLED 0x00000000UL /**< Mode DISABLED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 61 | #define _RMU_CTRL_WDOGRMODE_LIMITED 0x00000001UL /**< Mode LIMITED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 62 | #define _RMU_CTRL_WDOGRMODE_EXTENDED 0x00000002UL /**< Mode EXTENDED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 63 | #define _RMU_CTRL_WDOGRMODE_DEFAULT 0x00000004UL /**< Mode DEFAULT for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 64 | #define _RMU_CTRL_WDOGRMODE_FULL 0x00000004UL /**< Mode FULL for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 65 | #define RMU_CTRL_WDOGRMODE_DISABLED (_RMU_CTRL_WDOGRMODE_DISABLED << 0) /**< Shifted mode DISABLED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 66 | #define RMU_CTRL_WDOGRMODE_LIMITED (_RMU_CTRL_WDOGRMODE_LIMITED << 0) /**< Shifted mode LIMITED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 67 | #define RMU_CTRL_WDOGRMODE_EXTENDED (_RMU_CTRL_WDOGRMODE_EXTENDED << 0) /**< Shifted mode EXTENDED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 68 | #define RMU_CTRL_WDOGRMODE_DEFAULT (_RMU_CTRL_WDOGRMODE_DEFAULT << 0) /**< Shifted mode DEFAULT for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 69 | #define RMU_CTRL_WDOGRMODE_FULL (_RMU_CTRL_WDOGRMODE_FULL << 0) /**< Shifted mode FULL for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 70 | #define _RMU_CTRL_LOCKUPRMODE_SHIFT 4 /**< Shift value for RMU_LOCKUPRMODE */ |
sahilmgandhi | 18:6a4db94011d3 | 71 | #define _RMU_CTRL_LOCKUPRMODE_MASK 0x70UL /**< Bit mask for RMU_LOCKUPRMODE */ |
sahilmgandhi | 18:6a4db94011d3 | 72 | #define _RMU_CTRL_LOCKUPRMODE_DISABLED 0x00000000UL /**< Mode DISABLED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 73 | #define _RMU_CTRL_LOCKUPRMODE_LIMITED 0x00000001UL /**< Mode LIMITED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 74 | #define _RMU_CTRL_LOCKUPRMODE_DEFAULT 0x00000002UL /**< Mode DEFAULT for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 75 | #define _RMU_CTRL_LOCKUPRMODE_EXTENDED 0x00000002UL /**< Mode EXTENDED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 76 | #define _RMU_CTRL_LOCKUPRMODE_FULL 0x00000004UL /**< Mode FULL for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 77 | #define RMU_CTRL_LOCKUPRMODE_DISABLED (_RMU_CTRL_LOCKUPRMODE_DISABLED << 4) /**< Shifted mode DISABLED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 78 | #define RMU_CTRL_LOCKUPRMODE_LIMITED (_RMU_CTRL_LOCKUPRMODE_LIMITED << 4) /**< Shifted mode LIMITED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 79 | #define RMU_CTRL_LOCKUPRMODE_DEFAULT (_RMU_CTRL_LOCKUPRMODE_DEFAULT << 4) /**< Shifted mode DEFAULT for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 80 | #define RMU_CTRL_LOCKUPRMODE_EXTENDED (_RMU_CTRL_LOCKUPRMODE_EXTENDED << 4) /**< Shifted mode EXTENDED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 81 | #define RMU_CTRL_LOCKUPRMODE_FULL (_RMU_CTRL_LOCKUPRMODE_FULL << 4) /**< Shifted mode FULL for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 82 | #define _RMU_CTRL_SYSRMODE_SHIFT 8 /**< Shift value for RMU_SYSRMODE */ |
sahilmgandhi | 18:6a4db94011d3 | 83 | #define _RMU_CTRL_SYSRMODE_MASK 0x700UL /**< Bit mask for RMU_SYSRMODE */ |
sahilmgandhi | 18:6a4db94011d3 | 84 | #define _RMU_CTRL_SYSRMODE_DISABLED 0x00000000UL /**< Mode DISABLED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 85 | #define _RMU_CTRL_SYSRMODE_LIMITED 0x00000001UL /**< Mode LIMITED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 86 | #define _RMU_CTRL_SYSRMODE_DEFAULT 0x00000002UL /**< Mode DEFAULT for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 87 | #define _RMU_CTRL_SYSRMODE_EXTENDED 0x00000002UL /**< Mode EXTENDED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 88 | #define _RMU_CTRL_SYSRMODE_FULL 0x00000004UL /**< Mode FULL for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 89 | #define RMU_CTRL_SYSRMODE_DISABLED (_RMU_CTRL_SYSRMODE_DISABLED << 8) /**< Shifted mode DISABLED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 90 | #define RMU_CTRL_SYSRMODE_LIMITED (_RMU_CTRL_SYSRMODE_LIMITED << 8) /**< Shifted mode LIMITED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 91 | #define RMU_CTRL_SYSRMODE_DEFAULT (_RMU_CTRL_SYSRMODE_DEFAULT << 8) /**< Shifted mode DEFAULT for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 92 | #define RMU_CTRL_SYSRMODE_EXTENDED (_RMU_CTRL_SYSRMODE_EXTENDED << 8) /**< Shifted mode EXTENDED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 93 | #define RMU_CTRL_SYSRMODE_FULL (_RMU_CTRL_SYSRMODE_FULL << 8) /**< Shifted mode FULL for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 94 | #define _RMU_CTRL_PINRMODE_SHIFT 12 /**< Shift value for RMU_PINRMODE */ |
sahilmgandhi | 18:6a4db94011d3 | 95 | #define _RMU_CTRL_PINRMODE_MASK 0x7000UL /**< Bit mask for RMU_PINRMODE */ |
sahilmgandhi | 18:6a4db94011d3 | 96 | #define _RMU_CTRL_PINRMODE_DISABLED 0x00000000UL /**< Mode DISABLED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 97 | #define _RMU_CTRL_PINRMODE_LIMITED 0x00000001UL /**< Mode LIMITED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 98 | #define _RMU_CTRL_PINRMODE_EXTENDED 0x00000002UL /**< Mode EXTENDED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 99 | #define _RMU_CTRL_PINRMODE_DEFAULT 0x00000004UL /**< Mode DEFAULT for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 100 | #define _RMU_CTRL_PINRMODE_FULL 0x00000004UL /**< Mode FULL for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 101 | #define RMU_CTRL_PINRMODE_DISABLED (_RMU_CTRL_PINRMODE_DISABLED << 12) /**< Shifted mode DISABLED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 102 | #define RMU_CTRL_PINRMODE_LIMITED (_RMU_CTRL_PINRMODE_LIMITED << 12) /**< Shifted mode LIMITED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 103 | #define RMU_CTRL_PINRMODE_EXTENDED (_RMU_CTRL_PINRMODE_EXTENDED << 12) /**< Shifted mode EXTENDED for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 104 | #define RMU_CTRL_PINRMODE_DEFAULT (_RMU_CTRL_PINRMODE_DEFAULT << 12) /**< Shifted mode DEFAULT for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 105 | #define RMU_CTRL_PINRMODE_FULL (_RMU_CTRL_PINRMODE_FULL << 12) /**< Shifted mode FULL for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 106 | #define _RMU_CTRL_RESETSTATE_SHIFT 24 /**< Shift value for RMU_RESETSTATE */ |
sahilmgandhi | 18:6a4db94011d3 | 107 | #define _RMU_CTRL_RESETSTATE_MASK 0x3000000UL /**< Bit mask for RMU_RESETSTATE */ |
sahilmgandhi | 18:6a4db94011d3 | 108 | #define _RMU_CTRL_RESETSTATE_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 109 | #define RMU_CTRL_RESETSTATE_DEFAULT (_RMU_CTRL_RESETSTATE_DEFAULT << 24) /**< Shifted mode DEFAULT for RMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 110 | |
sahilmgandhi | 18:6a4db94011d3 | 111 | /* Bit fields for RMU RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 112 | #define _RMU_RSTCAUSE_RESETVALUE 0x00000000UL /**< Default value for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 113 | #define _RMU_RSTCAUSE_MASK 0x00010F1DUL /**< Mask for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 114 | #define RMU_RSTCAUSE_PORST (0x1UL << 0) /**< Power On Reset */ |
sahilmgandhi | 18:6a4db94011d3 | 115 | #define _RMU_RSTCAUSE_PORST_SHIFT 0 /**< Shift value for RMU_PORST */ |
sahilmgandhi | 18:6a4db94011d3 | 116 | #define _RMU_RSTCAUSE_PORST_MASK 0x1UL /**< Bit mask for RMU_PORST */ |
sahilmgandhi | 18:6a4db94011d3 | 117 | #define _RMU_RSTCAUSE_PORST_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 118 | #define RMU_RSTCAUSE_PORST_DEFAULT (_RMU_RSTCAUSE_PORST_DEFAULT << 0) /**< Shifted mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 119 | #define RMU_RSTCAUSE_AVDDBOD (0x1UL << 2) /**< Brown Out Detector AVDD Reset */ |
sahilmgandhi | 18:6a4db94011d3 | 120 | #define _RMU_RSTCAUSE_AVDDBOD_SHIFT 2 /**< Shift value for RMU_AVDDBOD */ |
sahilmgandhi | 18:6a4db94011d3 | 121 | #define _RMU_RSTCAUSE_AVDDBOD_MASK 0x4UL /**< Bit mask for RMU_AVDDBOD */ |
sahilmgandhi | 18:6a4db94011d3 | 122 | #define _RMU_RSTCAUSE_AVDDBOD_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 123 | #define RMU_RSTCAUSE_AVDDBOD_DEFAULT (_RMU_RSTCAUSE_AVDDBOD_DEFAULT << 2) /**< Shifted mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 124 | #define RMU_RSTCAUSE_DVDDBOD (0x1UL << 3) /**< Brown Out Detector DVDD Reset */ |
sahilmgandhi | 18:6a4db94011d3 | 125 | #define _RMU_RSTCAUSE_DVDDBOD_SHIFT 3 /**< Shift value for RMU_DVDDBOD */ |
sahilmgandhi | 18:6a4db94011d3 | 126 | #define _RMU_RSTCAUSE_DVDDBOD_MASK 0x8UL /**< Bit mask for RMU_DVDDBOD */ |
sahilmgandhi | 18:6a4db94011d3 | 127 | #define _RMU_RSTCAUSE_DVDDBOD_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 128 | #define RMU_RSTCAUSE_DVDDBOD_DEFAULT (_RMU_RSTCAUSE_DVDDBOD_DEFAULT << 3) /**< Shifted mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 129 | #define RMU_RSTCAUSE_DECBOD (0x1UL << 4) /**< Brown Out Detector Decouple Domain Reset */ |
sahilmgandhi | 18:6a4db94011d3 | 130 | #define _RMU_RSTCAUSE_DECBOD_SHIFT 4 /**< Shift value for RMU_DECBOD */ |
sahilmgandhi | 18:6a4db94011d3 | 131 | #define _RMU_RSTCAUSE_DECBOD_MASK 0x10UL /**< Bit mask for RMU_DECBOD */ |
sahilmgandhi | 18:6a4db94011d3 | 132 | #define _RMU_RSTCAUSE_DECBOD_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 133 | #define RMU_RSTCAUSE_DECBOD_DEFAULT (_RMU_RSTCAUSE_DECBOD_DEFAULT << 4) /**< Shifted mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 134 | #define RMU_RSTCAUSE_EXTRST (0x1UL << 8) /**< External Pin Reset */ |
sahilmgandhi | 18:6a4db94011d3 | 135 | #define _RMU_RSTCAUSE_EXTRST_SHIFT 8 /**< Shift value for RMU_EXTRST */ |
sahilmgandhi | 18:6a4db94011d3 | 136 | #define _RMU_RSTCAUSE_EXTRST_MASK 0x100UL /**< Bit mask for RMU_EXTRST */ |
sahilmgandhi | 18:6a4db94011d3 | 137 | #define _RMU_RSTCAUSE_EXTRST_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 138 | #define RMU_RSTCAUSE_EXTRST_DEFAULT (_RMU_RSTCAUSE_EXTRST_DEFAULT << 8) /**< Shifted mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 139 | #define RMU_RSTCAUSE_LOCKUPRST (0x1UL << 9) /**< LOCKUP Reset */ |
sahilmgandhi | 18:6a4db94011d3 | 140 | #define _RMU_RSTCAUSE_LOCKUPRST_SHIFT 9 /**< Shift value for RMU_LOCKUPRST */ |
sahilmgandhi | 18:6a4db94011d3 | 141 | #define _RMU_RSTCAUSE_LOCKUPRST_MASK 0x200UL /**< Bit mask for RMU_LOCKUPRST */ |
sahilmgandhi | 18:6a4db94011d3 | 142 | #define _RMU_RSTCAUSE_LOCKUPRST_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 143 | #define RMU_RSTCAUSE_LOCKUPRST_DEFAULT (_RMU_RSTCAUSE_LOCKUPRST_DEFAULT << 9) /**< Shifted mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 144 | #define RMU_RSTCAUSE_SYSREQRST (0x1UL << 10) /**< System Request Reset */ |
sahilmgandhi | 18:6a4db94011d3 | 145 | #define _RMU_RSTCAUSE_SYSREQRST_SHIFT 10 /**< Shift value for RMU_SYSREQRST */ |
sahilmgandhi | 18:6a4db94011d3 | 146 | #define _RMU_RSTCAUSE_SYSREQRST_MASK 0x400UL /**< Bit mask for RMU_SYSREQRST */ |
sahilmgandhi | 18:6a4db94011d3 | 147 | #define _RMU_RSTCAUSE_SYSREQRST_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 148 | #define RMU_RSTCAUSE_SYSREQRST_DEFAULT (_RMU_RSTCAUSE_SYSREQRST_DEFAULT << 10) /**< Shifted mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 149 | #define RMU_RSTCAUSE_WDOGRST (0x1UL << 11) /**< Watchdog Reset */ |
sahilmgandhi | 18:6a4db94011d3 | 150 | #define _RMU_RSTCAUSE_WDOGRST_SHIFT 11 /**< Shift value for RMU_WDOGRST */ |
sahilmgandhi | 18:6a4db94011d3 | 151 | #define _RMU_RSTCAUSE_WDOGRST_MASK 0x800UL /**< Bit mask for RMU_WDOGRST */ |
sahilmgandhi | 18:6a4db94011d3 | 152 | #define _RMU_RSTCAUSE_WDOGRST_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 153 | #define RMU_RSTCAUSE_WDOGRST_DEFAULT (_RMU_RSTCAUSE_WDOGRST_DEFAULT << 11) /**< Shifted mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 154 | #define RMU_RSTCAUSE_EM4RST (0x1UL << 16) /**< EM4 Reset */ |
sahilmgandhi | 18:6a4db94011d3 | 155 | #define _RMU_RSTCAUSE_EM4RST_SHIFT 16 /**< Shift value for RMU_EM4RST */ |
sahilmgandhi | 18:6a4db94011d3 | 156 | #define _RMU_RSTCAUSE_EM4RST_MASK 0x10000UL /**< Bit mask for RMU_EM4RST */ |
sahilmgandhi | 18:6a4db94011d3 | 157 | #define _RMU_RSTCAUSE_EM4RST_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 158 | #define RMU_RSTCAUSE_EM4RST_DEFAULT (_RMU_RSTCAUSE_EM4RST_DEFAULT << 16) /**< Shifted mode DEFAULT for RMU_RSTCAUSE */ |
sahilmgandhi | 18:6a4db94011d3 | 159 | |
sahilmgandhi | 18:6a4db94011d3 | 160 | /* Bit fields for RMU CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 161 | #define _RMU_CMD_RESETVALUE 0x00000000UL /**< Default value for RMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 162 | #define _RMU_CMD_MASK 0x00000001UL /**< Mask for RMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 163 | #define RMU_CMD_RCCLR (0x1UL << 0) /**< Reset Cause Clear */ |
sahilmgandhi | 18:6a4db94011d3 | 164 | #define _RMU_CMD_RCCLR_SHIFT 0 /**< Shift value for RMU_RCCLR */ |
sahilmgandhi | 18:6a4db94011d3 | 165 | #define _RMU_CMD_RCCLR_MASK 0x1UL /**< Bit mask for RMU_RCCLR */ |
sahilmgandhi | 18:6a4db94011d3 | 166 | #define _RMU_CMD_RCCLR_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 167 | #define RMU_CMD_RCCLR_DEFAULT (_RMU_CMD_RCCLR_DEFAULT << 0) /**< Shifted mode DEFAULT for RMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 168 | |
sahilmgandhi | 18:6a4db94011d3 | 169 | /* Bit fields for RMU RST */ |
sahilmgandhi | 18:6a4db94011d3 | 170 | #define _RMU_RST_RESETVALUE 0x00000000UL /**< Default value for RMU_RST */ |
sahilmgandhi | 18:6a4db94011d3 | 171 | #define _RMU_RST_MASK 0x00000000UL /**< Mask for RMU_RST */ |
sahilmgandhi | 18:6a4db94011d3 | 172 | |
sahilmgandhi | 18:6a4db94011d3 | 173 | /* Bit fields for RMU LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 174 | #define _RMU_LOCK_RESETVALUE 0x00000000UL /**< Default value for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 175 | #define _RMU_LOCK_MASK 0x0000FFFFUL /**< Mask for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 176 | #define _RMU_LOCK_LOCKKEY_SHIFT 0 /**< Shift value for RMU_LOCKKEY */ |
sahilmgandhi | 18:6a4db94011d3 | 177 | #define _RMU_LOCK_LOCKKEY_MASK 0xFFFFUL /**< Bit mask for RMU_LOCKKEY */ |
sahilmgandhi | 18:6a4db94011d3 | 178 | #define _RMU_LOCK_LOCKKEY_DEFAULT 0x00000000UL /**< Mode DEFAULT for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 179 | #define _RMU_LOCK_LOCKKEY_LOCK 0x00000000UL /**< Mode LOCK for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 180 | #define _RMU_LOCK_LOCKKEY_UNLOCKED 0x00000000UL /**< Mode UNLOCKED for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 181 | #define _RMU_LOCK_LOCKKEY_LOCKED 0x00000001UL /**< Mode LOCKED for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 182 | #define _RMU_LOCK_LOCKKEY_UNLOCK 0x0000E084UL /**< Mode UNLOCK for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 183 | #define RMU_LOCK_LOCKKEY_DEFAULT (_RMU_LOCK_LOCKKEY_DEFAULT << 0) /**< Shifted mode DEFAULT for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 184 | #define RMU_LOCK_LOCKKEY_LOCK (_RMU_LOCK_LOCKKEY_LOCK << 0) /**< Shifted mode LOCK for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 185 | #define RMU_LOCK_LOCKKEY_UNLOCKED (_RMU_LOCK_LOCKKEY_UNLOCKED << 0) /**< Shifted mode UNLOCKED for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 186 | #define RMU_LOCK_LOCKKEY_LOCKED (_RMU_LOCK_LOCKKEY_LOCKED << 0) /**< Shifted mode LOCKED for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 187 | #define RMU_LOCK_LOCKKEY_UNLOCK (_RMU_LOCK_LOCKKEY_UNLOCK << 0) /**< Shifted mode UNLOCK for RMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 188 | |
sahilmgandhi | 18:6a4db94011d3 | 189 | /** @} End of group EFR32MG1P_RMU */ |
sahilmgandhi | 18:6a4db94011d3 | 190 | /** @} End of group Parts */ |
sahilmgandhi | 18:6a4db94011d3 | 191 |