Mouse code for the MacroRat
mbed-dev/targets/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFR32MG1/device/efr32mg1p_cmu.h@46:b156ef445742, 2017-06-03 (annotated)
- Committer:
- sahilmgandhi
- Date:
- Sat Jun 03 00:22:44 2017 +0000
- Revision:
- 46:b156ef445742
- Parent:
- 18:6a4db94011d3
Final code for internal battlebot competition.
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
sahilmgandhi | 18:6a4db94011d3 | 1 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 2 | * @file efr32mg1p_cmu.h |
sahilmgandhi | 18:6a4db94011d3 | 3 | * @brief EFR32MG1P_CMU register and bit field definitions |
sahilmgandhi | 18:6a4db94011d3 | 4 | * @version 5.1.2 |
sahilmgandhi | 18:6a4db94011d3 | 5 | ****************************************************************************** |
sahilmgandhi | 18:6a4db94011d3 | 6 | * @section License |
sahilmgandhi | 18:6a4db94011d3 | 7 | * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b> |
sahilmgandhi | 18:6a4db94011d3 | 8 | ****************************************************************************** |
sahilmgandhi | 18:6a4db94011d3 | 9 | * |
sahilmgandhi | 18:6a4db94011d3 | 10 | * Permission is granted to anyone to use this software for any purpose, |
sahilmgandhi | 18:6a4db94011d3 | 11 | * including commercial applications, and to alter it and redistribute it |
sahilmgandhi | 18:6a4db94011d3 | 12 | * freely, subject to the following restrictions: |
sahilmgandhi | 18:6a4db94011d3 | 13 | * |
sahilmgandhi | 18:6a4db94011d3 | 14 | * 1. The origin of this software must not be misrepresented; you must not |
sahilmgandhi | 18:6a4db94011d3 | 15 | * claim that you wrote the original software.@n |
sahilmgandhi | 18:6a4db94011d3 | 16 | * 2. Altered source versions must be plainly marked as such, and must not be |
sahilmgandhi | 18:6a4db94011d3 | 17 | * misrepresented as being the original software.@n |
sahilmgandhi | 18:6a4db94011d3 | 18 | * 3. This notice may not be removed or altered from any source distribution. |
sahilmgandhi | 18:6a4db94011d3 | 19 | * |
sahilmgandhi | 18:6a4db94011d3 | 20 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
sahilmgandhi | 18:6a4db94011d3 | 21 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
sahilmgandhi | 18:6a4db94011d3 | 22 | * providing the Software "AS IS", with no express or implied warranties of any |
sahilmgandhi | 18:6a4db94011d3 | 23 | * kind, including, but not limited to, any implied warranties of |
sahilmgandhi | 18:6a4db94011d3 | 24 | * merchantability or fitness for any particular purpose or warranties against |
sahilmgandhi | 18:6a4db94011d3 | 25 | * infringement of any proprietary rights of a third party. |
sahilmgandhi | 18:6a4db94011d3 | 26 | * |
sahilmgandhi | 18:6a4db94011d3 | 27 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
sahilmgandhi | 18:6a4db94011d3 | 28 | * incidental, or special damages, or any other relief, or for any claim by |
sahilmgandhi | 18:6a4db94011d3 | 29 | * any third party, arising from your use of this Software. |
sahilmgandhi | 18:6a4db94011d3 | 30 | * |
sahilmgandhi | 18:6a4db94011d3 | 31 | *****************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 32 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 33 | * @addtogroup Parts |
sahilmgandhi | 18:6a4db94011d3 | 34 | * @{ |
sahilmgandhi | 18:6a4db94011d3 | 35 | ******************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 36 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 37 | * @defgroup EFR32MG1P_CMU |
sahilmgandhi | 18:6a4db94011d3 | 38 | * @{ |
sahilmgandhi | 18:6a4db94011d3 | 39 | * @brief EFR32MG1P_CMU Register Declaration |
sahilmgandhi | 18:6a4db94011d3 | 40 | *****************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 41 | typedef struct |
sahilmgandhi | 18:6a4db94011d3 | 42 | { |
sahilmgandhi | 18:6a4db94011d3 | 43 | __IOM uint32_t CTRL; /**< CMU Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 44 | |
sahilmgandhi | 18:6a4db94011d3 | 45 | uint32_t RESERVED0[3]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 46 | __IOM uint32_t HFRCOCTRL; /**< HFRCO Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 47 | |
sahilmgandhi | 18:6a4db94011d3 | 48 | uint32_t RESERVED1[1]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 49 | __IOM uint32_t AUXHFRCOCTRL; /**< AUXHFRCO Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 50 | |
sahilmgandhi | 18:6a4db94011d3 | 51 | uint32_t RESERVED2[1]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 52 | __IOM uint32_t LFRCOCTRL; /**< LFRCO Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 53 | __IOM uint32_t HFXOCTRL; /**< HFXO Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 54 | __IOM uint32_t HFXOCTRL1; /**< HFXO Control 1 */ |
sahilmgandhi | 18:6a4db94011d3 | 55 | __IOM uint32_t HFXOSTARTUPCTRL; /**< HFXO Startup Control */ |
sahilmgandhi | 18:6a4db94011d3 | 56 | __IOM uint32_t HFXOSTEADYSTATECTRL; /**< HFXO Steady State control */ |
sahilmgandhi | 18:6a4db94011d3 | 57 | __IOM uint32_t HFXOTIMEOUTCTRL; /**< HFXO Timeout Control */ |
sahilmgandhi | 18:6a4db94011d3 | 58 | __IOM uint32_t LFXOCTRL; /**< LFXO Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 59 | __IOM uint32_t ULFRCOCTRL; /**< ULFRCO Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 60 | |
sahilmgandhi | 18:6a4db94011d3 | 61 | uint32_t RESERVED3[4]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 62 | __IOM uint32_t CALCTRL; /**< Calibration Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 63 | __IOM uint32_t CALCNT; /**< Calibration Counter Register */ |
sahilmgandhi | 18:6a4db94011d3 | 64 | uint32_t RESERVED4[2]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 65 | __IOM uint32_t OSCENCMD; /**< Oscillator Enable/Disable Command Register */ |
sahilmgandhi | 18:6a4db94011d3 | 66 | __IOM uint32_t CMD; /**< Command Register */ |
sahilmgandhi | 18:6a4db94011d3 | 67 | uint32_t RESERVED5[2]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 68 | __IOM uint32_t DBGCLKSEL; /**< Debug Trace Clock Select */ |
sahilmgandhi | 18:6a4db94011d3 | 69 | __IOM uint32_t HFCLKSEL; /**< High Frequency Clock Select Command Register */ |
sahilmgandhi | 18:6a4db94011d3 | 70 | uint32_t RESERVED6[2]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 71 | __IOM uint32_t LFACLKSEL; /**< Low Frequency A Clock Select Register */ |
sahilmgandhi | 18:6a4db94011d3 | 72 | __IOM uint32_t LFBCLKSEL; /**< Low Frequency B Clock Select Register */ |
sahilmgandhi | 18:6a4db94011d3 | 73 | __IOM uint32_t LFECLKSEL; /**< Low Frequency E Clock Select Register */ |
sahilmgandhi | 18:6a4db94011d3 | 74 | |
sahilmgandhi | 18:6a4db94011d3 | 75 | uint32_t RESERVED7[1]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 76 | __IM uint32_t STATUS; /**< Status Register */ |
sahilmgandhi | 18:6a4db94011d3 | 77 | __IM uint32_t HFCLKSTATUS; /**< HFCLK Status Register */ |
sahilmgandhi | 18:6a4db94011d3 | 78 | uint32_t RESERVED8[1]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 79 | __IM uint32_t HFXOTRIMSTATUS; /**< HFXO Trim Status */ |
sahilmgandhi | 18:6a4db94011d3 | 80 | __IM uint32_t IF; /**< Interrupt Flag Register */ |
sahilmgandhi | 18:6a4db94011d3 | 81 | __IOM uint32_t IFS; /**< Interrupt Flag Set Register */ |
sahilmgandhi | 18:6a4db94011d3 | 82 | __IOM uint32_t IFC; /**< Interrupt Flag Clear Register */ |
sahilmgandhi | 18:6a4db94011d3 | 83 | __IOM uint32_t IEN; /**< Interrupt Enable Register */ |
sahilmgandhi | 18:6a4db94011d3 | 84 | __IOM uint32_t HFBUSCLKEN0; /**< High Frequency Bus Clock Enable Register 0 */ |
sahilmgandhi | 18:6a4db94011d3 | 85 | |
sahilmgandhi | 18:6a4db94011d3 | 86 | uint32_t RESERVED9[3]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 87 | __IOM uint32_t HFPERCLKEN0; /**< High Frequency Peripheral Clock Enable Register 0 */ |
sahilmgandhi | 18:6a4db94011d3 | 88 | |
sahilmgandhi | 18:6a4db94011d3 | 89 | uint32_t RESERVED10[7]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 90 | __IOM uint32_t LFACLKEN0; /**< Low Frequency A Clock Enable Register 0 (Async Reg) */ |
sahilmgandhi | 18:6a4db94011d3 | 91 | uint32_t RESERVED11[1]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 92 | __IOM uint32_t LFBCLKEN0; /**< Low Frequency B Clock Enable Register 0 (Async Reg) */ |
sahilmgandhi | 18:6a4db94011d3 | 93 | |
sahilmgandhi | 18:6a4db94011d3 | 94 | uint32_t RESERVED12[1]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 95 | __IOM uint32_t LFECLKEN0; /**< Low Frequency E Clock Enable Register 0 (Async Reg) */ |
sahilmgandhi | 18:6a4db94011d3 | 96 | uint32_t RESERVED13[3]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 97 | __IOM uint32_t HFPRESC; /**< High Frequency Clock Prescaler Register */ |
sahilmgandhi | 18:6a4db94011d3 | 98 | |
sahilmgandhi | 18:6a4db94011d3 | 99 | uint32_t RESERVED14[1]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 100 | __IOM uint32_t HFCOREPRESC; /**< High Frequency Core Clock Prescaler Register */ |
sahilmgandhi | 18:6a4db94011d3 | 101 | __IOM uint32_t HFPERPRESC; /**< High Frequency Peripheral Clock Prescaler Register */ |
sahilmgandhi | 18:6a4db94011d3 | 102 | |
sahilmgandhi | 18:6a4db94011d3 | 103 | uint32_t RESERVED15[1]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 104 | __IOM uint32_t HFEXPPRESC; /**< High Frequency Export Clock Prescaler Register */ |
sahilmgandhi | 18:6a4db94011d3 | 105 | |
sahilmgandhi | 18:6a4db94011d3 | 106 | uint32_t RESERVED16[2]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 107 | __IOM uint32_t LFAPRESC0; /**< Low Frequency A Prescaler Register 0 (Async Reg) */ |
sahilmgandhi | 18:6a4db94011d3 | 108 | uint32_t RESERVED17[1]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 109 | __IOM uint32_t LFBPRESC0; /**< Low Frequency B Prescaler Register 0 (Async Reg) */ |
sahilmgandhi | 18:6a4db94011d3 | 110 | uint32_t RESERVED18[1]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 111 | __IOM uint32_t LFEPRESC0; /**< Low Frequency E Prescaler Register 0 (Async Reg). When waking up from EM4 make sure EM4UNLATCH in EMU_CMD is set for this to take effect */ |
sahilmgandhi | 18:6a4db94011d3 | 112 | |
sahilmgandhi | 18:6a4db94011d3 | 113 | uint32_t RESERVED19[3]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 114 | __IM uint32_t SYNCBUSY; /**< Synchronization Busy Register */ |
sahilmgandhi | 18:6a4db94011d3 | 115 | __IOM uint32_t FREEZE; /**< Freeze Register */ |
sahilmgandhi | 18:6a4db94011d3 | 116 | uint32_t RESERVED20[2]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 117 | __IOM uint32_t PCNTCTRL; /**< PCNT Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 118 | |
sahilmgandhi | 18:6a4db94011d3 | 119 | uint32_t RESERVED21[2]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 120 | __IOM uint32_t ADCCTRL; /**< ADC Control Register */ |
sahilmgandhi | 18:6a4db94011d3 | 121 | |
sahilmgandhi | 18:6a4db94011d3 | 122 | uint32_t RESERVED22[4]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 123 | __IOM uint32_t ROUTEPEN; /**< I/O Routing Pin Enable Register */ |
sahilmgandhi | 18:6a4db94011d3 | 124 | __IOM uint32_t ROUTELOC0; /**< I/O Routing Location Register */ |
sahilmgandhi | 18:6a4db94011d3 | 125 | |
sahilmgandhi | 18:6a4db94011d3 | 126 | uint32_t RESERVED23[2]; /**< Reserved for future use **/ |
sahilmgandhi | 18:6a4db94011d3 | 127 | __IOM uint32_t LOCK; /**< Configuration Lock Register */ |
sahilmgandhi | 18:6a4db94011d3 | 128 | } CMU_TypeDef; /** @} */ |
sahilmgandhi | 18:6a4db94011d3 | 129 | |
sahilmgandhi | 18:6a4db94011d3 | 130 | /**************************************************************************//** |
sahilmgandhi | 18:6a4db94011d3 | 131 | * @defgroup EFR32MG1P_CMU_BitFields |
sahilmgandhi | 18:6a4db94011d3 | 132 | * @{ |
sahilmgandhi | 18:6a4db94011d3 | 133 | *****************************************************************************/ |
sahilmgandhi | 18:6a4db94011d3 | 134 | |
sahilmgandhi | 18:6a4db94011d3 | 135 | /* Bit fields for CMU CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 136 | #define _CMU_CTRL_RESETVALUE 0x00300000UL /**< Default value for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 137 | #define _CMU_CTRL_MASK 0x001101EFUL /**< Mask for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 138 | #define _CMU_CTRL_CLKOUTSEL0_SHIFT 0 /**< Shift value for CMU_CLKOUTSEL0 */ |
sahilmgandhi | 18:6a4db94011d3 | 139 | #define _CMU_CTRL_CLKOUTSEL0_MASK 0xFUL /**< Bit mask for CMU_CLKOUTSEL0 */ |
sahilmgandhi | 18:6a4db94011d3 | 140 | #define _CMU_CTRL_CLKOUTSEL0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 141 | #define _CMU_CTRL_CLKOUTSEL0_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 142 | #define _CMU_CTRL_CLKOUTSEL0_ULFRCO 0x00000001UL /**< Mode ULFRCO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 143 | #define _CMU_CTRL_CLKOUTSEL0_LFRCO 0x00000002UL /**< Mode LFRCO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 144 | #define _CMU_CTRL_CLKOUTSEL0_LFXO 0x00000003UL /**< Mode LFXO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 145 | #define _CMU_CTRL_CLKOUTSEL0_HFXO 0x00000006UL /**< Mode HFXO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 146 | #define _CMU_CTRL_CLKOUTSEL0_HFEXPCLK 0x00000007UL /**< Mode HFEXPCLK for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 147 | #define _CMU_CTRL_CLKOUTSEL0_ULFRCOQ 0x00000009UL /**< Mode ULFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 148 | #define _CMU_CTRL_CLKOUTSEL0_LFRCOQ 0x0000000AUL /**< Mode LFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 149 | #define _CMU_CTRL_CLKOUTSEL0_LFXOQ 0x0000000BUL /**< Mode LFXOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 150 | #define _CMU_CTRL_CLKOUTSEL0_HFRCOQ 0x0000000CUL /**< Mode HFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 151 | #define _CMU_CTRL_CLKOUTSEL0_AUXHFRCOQ 0x0000000DUL /**< Mode AUXHFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 152 | #define _CMU_CTRL_CLKOUTSEL0_HFXOQ 0x0000000EUL /**< Mode HFXOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 153 | #define _CMU_CTRL_CLKOUTSEL0_HFSRCCLK 0x0000000FUL /**< Mode HFSRCCLK for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 154 | #define CMU_CTRL_CLKOUTSEL0_DEFAULT (_CMU_CTRL_CLKOUTSEL0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 155 | #define CMU_CTRL_CLKOUTSEL0_DISABLED (_CMU_CTRL_CLKOUTSEL0_DISABLED << 0) /**< Shifted mode DISABLED for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 156 | #define CMU_CTRL_CLKOUTSEL0_ULFRCO (_CMU_CTRL_CLKOUTSEL0_ULFRCO << 0) /**< Shifted mode ULFRCO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 157 | #define CMU_CTRL_CLKOUTSEL0_LFRCO (_CMU_CTRL_CLKOUTSEL0_LFRCO << 0) /**< Shifted mode LFRCO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 158 | #define CMU_CTRL_CLKOUTSEL0_LFXO (_CMU_CTRL_CLKOUTSEL0_LFXO << 0) /**< Shifted mode LFXO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 159 | #define CMU_CTRL_CLKOUTSEL0_HFXO (_CMU_CTRL_CLKOUTSEL0_HFXO << 0) /**< Shifted mode HFXO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 160 | #define CMU_CTRL_CLKOUTSEL0_HFEXPCLK (_CMU_CTRL_CLKOUTSEL0_HFEXPCLK << 0) /**< Shifted mode HFEXPCLK for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 161 | #define CMU_CTRL_CLKOUTSEL0_ULFRCOQ (_CMU_CTRL_CLKOUTSEL0_ULFRCOQ << 0) /**< Shifted mode ULFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 162 | #define CMU_CTRL_CLKOUTSEL0_LFRCOQ (_CMU_CTRL_CLKOUTSEL0_LFRCOQ << 0) /**< Shifted mode LFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 163 | #define CMU_CTRL_CLKOUTSEL0_LFXOQ (_CMU_CTRL_CLKOUTSEL0_LFXOQ << 0) /**< Shifted mode LFXOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 164 | #define CMU_CTRL_CLKOUTSEL0_HFRCOQ (_CMU_CTRL_CLKOUTSEL0_HFRCOQ << 0) /**< Shifted mode HFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 165 | #define CMU_CTRL_CLKOUTSEL0_AUXHFRCOQ (_CMU_CTRL_CLKOUTSEL0_AUXHFRCOQ << 0) /**< Shifted mode AUXHFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 166 | #define CMU_CTRL_CLKOUTSEL0_HFXOQ (_CMU_CTRL_CLKOUTSEL0_HFXOQ << 0) /**< Shifted mode HFXOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 167 | #define CMU_CTRL_CLKOUTSEL0_HFSRCCLK (_CMU_CTRL_CLKOUTSEL0_HFSRCCLK << 0) /**< Shifted mode HFSRCCLK for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 168 | #define _CMU_CTRL_CLKOUTSEL1_SHIFT 5 /**< Shift value for CMU_CLKOUTSEL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 169 | #define _CMU_CTRL_CLKOUTSEL1_MASK 0x1E0UL /**< Bit mask for CMU_CLKOUTSEL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 170 | #define _CMU_CTRL_CLKOUTSEL1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 171 | #define _CMU_CTRL_CLKOUTSEL1_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 172 | #define _CMU_CTRL_CLKOUTSEL1_ULFRCO 0x00000001UL /**< Mode ULFRCO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 173 | #define _CMU_CTRL_CLKOUTSEL1_LFRCO 0x00000002UL /**< Mode LFRCO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 174 | #define _CMU_CTRL_CLKOUTSEL1_LFXO 0x00000003UL /**< Mode LFXO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 175 | #define _CMU_CTRL_CLKOUTSEL1_HFXO 0x00000006UL /**< Mode HFXO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 176 | #define _CMU_CTRL_CLKOUTSEL1_HFEXPCLK 0x00000007UL /**< Mode HFEXPCLK for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 177 | #define _CMU_CTRL_CLKOUTSEL1_ULFRCOQ 0x00000009UL /**< Mode ULFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 178 | #define _CMU_CTRL_CLKOUTSEL1_LFRCOQ 0x0000000AUL /**< Mode LFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 179 | #define _CMU_CTRL_CLKOUTSEL1_LFXOQ 0x0000000BUL /**< Mode LFXOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 180 | #define _CMU_CTRL_CLKOUTSEL1_HFRCOQ 0x0000000CUL /**< Mode HFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 181 | #define _CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ 0x0000000DUL /**< Mode AUXHFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 182 | #define _CMU_CTRL_CLKOUTSEL1_HFXOQ 0x0000000EUL /**< Mode HFXOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 183 | #define _CMU_CTRL_CLKOUTSEL1_HFSRCCLK 0x0000000FUL /**< Mode HFSRCCLK for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 184 | #define CMU_CTRL_CLKOUTSEL1_DEFAULT (_CMU_CTRL_CLKOUTSEL1_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 185 | #define CMU_CTRL_CLKOUTSEL1_DISABLED (_CMU_CTRL_CLKOUTSEL1_DISABLED << 5) /**< Shifted mode DISABLED for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 186 | #define CMU_CTRL_CLKOUTSEL1_ULFRCO (_CMU_CTRL_CLKOUTSEL1_ULFRCO << 5) /**< Shifted mode ULFRCO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 187 | #define CMU_CTRL_CLKOUTSEL1_LFRCO (_CMU_CTRL_CLKOUTSEL1_LFRCO << 5) /**< Shifted mode LFRCO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 188 | #define CMU_CTRL_CLKOUTSEL1_LFXO (_CMU_CTRL_CLKOUTSEL1_LFXO << 5) /**< Shifted mode LFXO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 189 | #define CMU_CTRL_CLKOUTSEL1_HFXO (_CMU_CTRL_CLKOUTSEL1_HFXO << 5) /**< Shifted mode HFXO for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 190 | #define CMU_CTRL_CLKOUTSEL1_HFEXPCLK (_CMU_CTRL_CLKOUTSEL1_HFEXPCLK << 5) /**< Shifted mode HFEXPCLK for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 191 | #define CMU_CTRL_CLKOUTSEL1_ULFRCOQ (_CMU_CTRL_CLKOUTSEL1_ULFRCOQ << 5) /**< Shifted mode ULFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 192 | #define CMU_CTRL_CLKOUTSEL1_LFRCOQ (_CMU_CTRL_CLKOUTSEL1_LFRCOQ << 5) /**< Shifted mode LFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 193 | #define CMU_CTRL_CLKOUTSEL1_LFXOQ (_CMU_CTRL_CLKOUTSEL1_LFXOQ << 5) /**< Shifted mode LFXOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 194 | #define CMU_CTRL_CLKOUTSEL1_HFRCOQ (_CMU_CTRL_CLKOUTSEL1_HFRCOQ << 5) /**< Shifted mode HFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 195 | #define CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ (_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ << 5) /**< Shifted mode AUXHFRCOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 196 | #define CMU_CTRL_CLKOUTSEL1_HFXOQ (_CMU_CTRL_CLKOUTSEL1_HFXOQ << 5) /**< Shifted mode HFXOQ for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 197 | #define CMU_CTRL_CLKOUTSEL1_HFSRCCLK (_CMU_CTRL_CLKOUTSEL1_HFSRCCLK << 5) /**< Shifted mode HFSRCCLK for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 198 | #define CMU_CTRL_WSHFLE (0x1UL << 16) /**< Wait State for High-Frequency LE Interface */ |
sahilmgandhi | 18:6a4db94011d3 | 199 | #define _CMU_CTRL_WSHFLE_SHIFT 16 /**< Shift value for CMU_WSHFLE */ |
sahilmgandhi | 18:6a4db94011d3 | 200 | #define _CMU_CTRL_WSHFLE_MASK 0x10000UL /**< Bit mask for CMU_WSHFLE */ |
sahilmgandhi | 18:6a4db94011d3 | 201 | #define _CMU_CTRL_WSHFLE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 202 | #define CMU_CTRL_WSHFLE_DEFAULT (_CMU_CTRL_WSHFLE_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 203 | #define CMU_CTRL_HFPERCLKEN (0x1UL << 20) /**< HFPERCLK Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 204 | #define _CMU_CTRL_HFPERCLKEN_SHIFT 20 /**< Shift value for CMU_HFPERCLKEN */ |
sahilmgandhi | 18:6a4db94011d3 | 205 | #define _CMU_CTRL_HFPERCLKEN_MASK 0x100000UL /**< Bit mask for CMU_HFPERCLKEN */ |
sahilmgandhi | 18:6a4db94011d3 | 206 | #define _CMU_CTRL_HFPERCLKEN_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 207 | #define CMU_CTRL_HFPERCLKEN_DEFAULT (_CMU_CTRL_HFPERCLKEN_DEFAULT << 20) /**< Shifted mode DEFAULT for CMU_CTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 208 | |
sahilmgandhi | 18:6a4db94011d3 | 209 | /* Bit fields for CMU HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 210 | #define _CMU_HFRCOCTRL_RESETVALUE 0xB1481F3CUL /**< Default value for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 211 | #define _CMU_HFRCOCTRL_MASK 0xFFFF3F7FUL /**< Mask for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 212 | #define _CMU_HFRCOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 213 | #define _CMU_HFRCOCTRL_TUNING_MASK 0x7FUL /**< Bit mask for CMU_TUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 214 | #define _CMU_HFRCOCTRL_TUNING_DEFAULT 0x0000003CUL /**< Mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 215 | #define CMU_HFRCOCTRL_TUNING_DEFAULT (_CMU_HFRCOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 216 | #define _CMU_HFRCOCTRL_FINETUNING_SHIFT 8 /**< Shift value for CMU_FINETUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 217 | #define _CMU_HFRCOCTRL_FINETUNING_MASK 0x3F00UL /**< Bit mask for CMU_FINETUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 218 | #define _CMU_HFRCOCTRL_FINETUNING_DEFAULT 0x0000001FUL /**< Mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 219 | #define CMU_HFRCOCTRL_FINETUNING_DEFAULT (_CMU_HFRCOCTRL_FINETUNING_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 220 | #define _CMU_HFRCOCTRL_FREQRANGE_SHIFT 16 /**< Shift value for CMU_FREQRANGE */ |
sahilmgandhi | 18:6a4db94011d3 | 221 | #define _CMU_HFRCOCTRL_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for CMU_FREQRANGE */ |
sahilmgandhi | 18:6a4db94011d3 | 222 | #define _CMU_HFRCOCTRL_FREQRANGE_DEFAULT 0x00000008UL /**< Mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 223 | #define CMU_HFRCOCTRL_FREQRANGE_DEFAULT (_CMU_HFRCOCTRL_FREQRANGE_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 224 | #define _CMU_HFRCOCTRL_CMPBIAS_SHIFT 21 /**< Shift value for CMU_CMPBIAS */ |
sahilmgandhi | 18:6a4db94011d3 | 225 | #define _CMU_HFRCOCTRL_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMU_CMPBIAS */ |
sahilmgandhi | 18:6a4db94011d3 | 226 | #define _CMU_HFRCOCTRL_CMPBIAS_DEFAULT 0x00000002UL /**< Mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 227 | #define CMU_HFRCOCTRL_CMPBIAS_DEFAULT (_CMU_HFRCOCTRL_CMPBIAS_DEFAULT << 21) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 228 | #define CMU_HFRCOCTRL_LDOHP (0x1UL << 24) /**< HFRCO LDO High Power Mode */ |
sahilmgandhi | 18:6a4db94011d3 | 229 | #define _CMU_HFRCOCTRL_LDOHP_SHIFT 24 /**< Shift value for CMU_LDOHP */ |
sahilmgandhi | 18:6a4db94011d3 | 230 | #define _CMU_HFRCOCTRL_LDOHP_MASK 0x1000000UL /**< Bit mask for CMU_LDOHP */ |
sahilmgandhi | 18:6a4db94011d3 | 231 | #define _CMU_HFRCOCTRL_LDOHP_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 232 | #define CMU_HFRCOCTRL_LDOHP_DEFAULT (_CMU_HFRCOCTRL_LDOHP_DEFAULT << 24) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 233 | #define _CMU_HFRCOCTRL_CLKDIV_SHIFT 25 /**< Shift value for CMU_CLKDIV */ |
sahilmgandhi | 18:6a4db94011d3 | 234 | #define _CMU_HFRCOCTRL_CLKDIV_MASK 0x6000000UL /**< Bit mask for CMU_CLKDIV */ |
sahilmgandhi | 18:6a4db94011d3 | 235 | #define _CMU_HFRCOCTRL_CLKDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 236 | #define _CMU_HFRCOCTRL_CLKDIV_DIV1 0x00000000UL /**< Mode DIV1 for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 237 | #define _CMU_HFRCOCTRL_CLKDIV_DIV2 0x00000001UL /**< Mode DIV2 for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 238 | #define _CMU_HFRCOCTRL_CLKDIV_DIV4 0x00000002UL /**< Mode DIV4 for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 239 | #define CMU_HFRCOCTRL_CLKDIV_DEFAULT (_CMU_HFRCOCTRL_CLKDIV_DEFAULT << 25) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 240 | #define CMU_HFRCOCTRL_CLKDIV_DIV1 (_CMU_HFRCOCTRL_CLKDIV_DIV1 << 25) /**< Shifted mode DIV1 for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 241 | #define CMU_HFRCOCTRL_CLKDIV_DIV2 (_CMU_HFRCOCTRL_CLKDIV_DIV2 << 25) /**< Shifted mode DIV2 for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 242 | #define CMU_HFRCOCTRL_CLKDIV_DIV4 (_CMU_HFRCOCTRL_CLKDIV_DIV4 << 25) /**< Shifted mode DIV4 for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 243 | #define CMU_HFRCOCTRL_FINETUNINGEN (0x1UL << 27) /**< Enable reference for fine tuning */ |
sahilmgandhi | 18:6a4db94011d3 | 244 | #define _CMU_HFRCOCTRL_FINETUNINGEN_SHIFT 27 /**< Shift value for CMU_FINETUNINGEN */ |
sahilmgandhi | 18:6a4db94011d3 | 245 | #define _CMU_HFRCOCTRL_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for CMU_FINETUNINGEN */ |
sahilmgandhi | 18:6a4db94011d3 | 246 | #define _CMU_HFRCOCTRL_FINETUNINGEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 247 | #define CMU_HFRCOCTRL_FINETUNINGEN_DEFAULT (_CMU_HFRCOCTRL_FINETUNINGEN_DEFAULT << 27) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 248 | #define _CMU_HFRCOCTRL_VREFTC_SHIFT 28 /**< Shift value for CMU_VREFTC */ |
sahilmgandhi | 18:6a4db94011d3 | 249 | #define _CMU_HFRCOCTRL_VREFTC_MASK 0xF0000000UL /**< Bit mask for CMU_VREFTC */ |
sahilmgandhi | 18:6a4db94011d3 | 250 | #define _CMU_HFRCOCTRL_VREFTC_DEFAULT 0x0000000BUL /**< Mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 251 | #define CMU_HFRCOCTRL_VREFTC_DEFAULT (_CMU_HFRCOCTRL_VREFTC_DEFAULT << 28) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 252 | |
sahilmgandhi | 18:6a4db94011d3 | 253 | /* Bit fields for CMU AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 254 | #define _CMU_AUXHFRCOCTRL_RESETVALUE 0xB1481F3CUL /**< Default value for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 255 | #define _CMU_AUXHFRCOCTRL_MASK 0xFFFF3F7FUL /**< Mask for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 256 | #define _CMU_AUXHFRCOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 257 | #define _CMU_AUXHFRCOCTRL_TUNING_MASK 0x7FUL /**< Bit mask for CMU_TUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 258 | #define _CMU_AUXHFRCOCTRL_TUNING_DEFAULT 0x0000003CUL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 259 | #define CMU_AUXHFRCOCTRL_TUNING_DEFAULT (_CMU_AUXHFRCOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 260 | #define _CMU_AUXHFRCOCTRL_FINETUNING_SHIFT 8 /**< Shift value for CMU_FINETUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 261 | #define _CMU_AUXHFRCOCTRL_FINETUNING_MASK 0x3F00UL /**< Bit mask for CMU_FINETUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 262 | #define _CMU_AUXHFRCOCTRL_FINETUNING_DEFAULT 0x0000001FUL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 263 | #define CMU_AUXHFRCOCTRL_FINETUNING_DEFAULT (_CMU_AUXHFRCOCTRL_FINETUNING_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 264 | #define _CMU_AUXHFRCOCTRL_FREQRANGE_SHIFT 16 /**< Shift value for CMU_FREQRANGE */ |
sahilmgandhi | 18:6a4db94011d3 | 265 | #define _CMU_AUXHFRCOCTRL_FREQRANGE_MASK 0x1F0000UL /**< Bit mask for CMU_FREQRANGE */ |
sahilmgandhi | 18:6a4db94011d3 | 266 | #define _CMU_AUXHFRCOCTRL_FREQRANGE_DEFAULT 0x00000008UL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 267 | #define CMU_AUXHFRCOCTRL_FREQRANGE_DEFAULT (_CMU_AUXHFRCOCTRL_FREQRANGE_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 268 | #define _CMU_AUXHFRCOCTRL_CMPBIAS_SHIFT 21 /**< Shift value for CMU_CMPBIAS */ |
sahilmgandhi | 18:6a4db94011d3 | 269 | #define _CMU_AUXHFRCOCTRL_CMPBIAS_MASK 0xE00000UL /**< Bit mask for CMU_CMPBIAS */ |
sahilmgandhi | 18:6a4db94011d3 | 270 | #define _CMU_AUXHFRCOCTRL_CMPBIAS_DEFAULT 0x00000002UL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 271 | #define CMU_AUXHFRCOCTRL_CMPBIAS_DEFAULT (_CMU_AUXHFRCOCTRL_CMPBIAS_DEFAULT << 21) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 272 | #define CMU_AUXHFRCOCTRL_LDOHP (0x1UL << 24) /**< AUXHFRCO LDO High Power Mode */ |
sahilmgandhi | 18:6a4db94011d3 | 273 | #define _CMU_AUXHFRCOCTRL_LDOHP_SHIFT 24 /**< Shift value for CMU_LDOHP */ |
sahilmgandhi | 18:6a4db94011d3 | 274 | #define _CMU_AUXHFRCOCTRL_LDOHP_MASK 0x1000000UL /**< Bit mask for CMU_LDOHP */ |
sahilmgandhi | 18:6a4db94011d3 | 275 | #define _CMU_AUXHFRCOCTRL_LDOHP_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 276 | #define CMU_AUXHFRCOCTRL_LDOHP_DEFAULT (_CMU_AUXHFRCOCTRL_LDOHP_DEFAULT << 24) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 277 | #define _CMU_AUXHFRCOCTRL_CLKDIV_SHIFT 25 /**< Shift value for CMU_CLKDIV */ |
sahilmgandhi | 18:6a4db94011d3 | 278 | #define _CMU_AUXHFRCOCTRL_CLKDIV_MASK 0x6000000UL /**< Bit mask for CMU_CLKDIV */ |
sahilmgandhi | 18:6a4db94011d3 | 279 | #define _CMU_AUXHFRCOCTRL_CLKDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 280 | #define _CMU_AUXHFRCOCTRL_CLKDIV_DIV1 0x00000000UL /**< Mode DIV1 for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 281 | #define _CMU_AUXHFRCOCTRL_CLKDIV_DIV2 0x00000001UL /**< Mode DIV2 for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 282 | #define _CMU_AUXHFRCOCTRL_CLKDIV_DIV4 0x00000002UL /**< Mode DIV4 for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 283 | #define CMU_AUXHFRCOCTRL_CLKDIV_DEFAULT (_CMU_AUXHFRCOCTRL_CLKDIV_DEFAULT << 25) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 284 | #define CMU_AUXHFRCOCTRL_CLKDIV_DIV1 (_CMU_AUXHFRCOCTRL_CLKDIV_DIV1 << 25) /**< Shifted mode DIV1 for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 285 | #define CMU_AUXHFRCOCTRL_CLKDIV_DIV2 (_CMU_AUXHFRCOCTRL_CLKDIV_DIV2 << 25) /**< Shifted mode DIV2 for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 286 | #define CMU_AUXHFRCOCTRL_CLKDIV_DIV4 (_CMU_AUXHFRCOCTRL_CLKDIV_DIV4 << 25) /**< Shifted mode DIV4 for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 287 | #define CMU_AUXHFRCOCTRL_FINETUNINGEN (0x1UL << 27) /**< Enable reference for fine tuning */ |
sahilmgandhi | 18:6a4db94011d3 | 288 | #define _CMU_AUXHFRCOCTRL_FINETUNINGEN_SHIFT 27 /**< Shift value for CMU_FINETUNINGEN */ |
sahilmgandhi | 18:6a4db94011d3 | 289 | #define _CMU_AUXHFRCOCTRL_FINETUNINGEN_MASK 0x8000000UL /**< Bit mask for CMU_FINETUNINGEN */ |
sahilmgandhi | 18:6a4db94011d3 | 290 | #define _CMU_AUXHFRCOCTRL_FINETUNINGEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 291 | #define CMU_AUXHFRCOCTRL_FINETUNINGEN_DEFAULT (_CMU_AUXHFRCOCTRL_FINETUNINGEN_DEFAULT << 27) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 292 | #define _CMU_AUXHFRCOCTRL_VREFTC_SHIFT 28 /**< Shift value for CMU_VREFTC */ |
sahilmgandhi | 18:6a4db94011d3 | 293 | #define _CMU_AUXHFRCOCTRL_VREFTC_MASK 0xF0000000UL /**< Bit mask for CMU_VREFTC */ |
sahilmgandhi | 18:6a4db94011d3 | 294 | #define _CMU_AUXHFRCOCTRL_VREFTC_DEFAULT 0x0000000BUL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 295 | #define CMU_AUXHFRCOCTRL_VREFTC_DEFAULT (_CMU_AUXHFRCOCTRL_VREFTC_DEFAULT << 28) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 296 | |
sahilmgandhi | 18:6a4db94011d3 | 297 | /* Bit fields for CMU LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 298 | #define _CMU_LFRCOCTRL_RESETVALUE 0x81060100UL /**< Default value for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 299 | #define _CMU_LFRCOCTRL_MASK 0xF30701FFUL /**< Mask for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 300 | #define _CMU_LFRCOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 301 | #define _CMU_LFRCOCTRL_TUNING_MASK 0x1FFUL /**< Bit mask for CMU_TUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 302 | #define _CMU_LFRCOCTRL_TUNING_DEFAULT 0x00000100UL /**< Mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 303 | #define CMU_LFRCOCTRL_TUNING_DEFAULT (_CMU_LFRCOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 304 | #define CMU_LFRCOCTRL_ENVREF (0x1UL << 16) /**< Enable duty cycling of vref */ |
sahilmgandhi | 18:6a4db94011d3 | 305 | #define _CMU_LFRCOCTRL_ENVREF_SHIFT 16 /**< Shift value for CMU_ENVREF */ |
sahilmgandhi | 18:6a4db94011d3 | 306 | #define _CMU_LFRCOCTRL_ENVREF_MASK 0x10000UL /**< Bit mask for CMU_ENVREF */ |
sahilmgandhi | 18:6a4db94011d3 | 307 | #define _CMU_LFRCOCTRL_ENVREF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 308 | #define CMU_LFRCOCTRL_ENVREF_DEFAULT (_CMU_LFRCOCTRL_ENVREF_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 309 | #define CMU_LFRCOCTRL_ENCHOP (0x1UL << 17) /**< Enable comparator chopping */ |
sahilmgandhi | 18:6a4db94011d3 | 310 | #define _CMU_LFRCOCTRL_ENCHOP_SHIFT 17 /**< Shift value for CMU_ENCHOP */ |
sahilmgandhi | 18:6a4db94011d3 | 311 | #define _CMU_LFRCOCTRL_ENCHOP_MASK 0x20000UL /**< Bit mask for CMU_ENCHOP */ |
sahilmgandhi | 18:6a4db94011d3 | 312 | #define _CMU_LFRCOCTRL_ENCHOP_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 313 | #define CMU_LFRCOCTRL_ENCHOP_DEFAULT (_CMU_LFRCOCTRL_ENCHOP_DEFAULT << 17) /**< Shifted mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 314 | #define CMU_LFRCOCTRL_ENDEM (0x1UL << 18) /**< Enable dynamic element matching */ |
sahilmgandhi | 18:6a4db94011d3 | 315 | #define _CMU_LFRCOCTRL_ENDEM_SHIFT 18 /**< Shift value for CMU_ENDEM */ |
sahilmgandhi | 18:6a4db94011d3 | 316 | #define _CMU_LFRCOCTRL_ENDEM_MASK 0x40000UL /**< Bit mask for CMU_ENDEM */ |
sahilmgandhi | 18:6a4db94011d3 | 317 | #define _CMU_LFRCOCTRL_ENDEM_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 318 | #define CMU_LFRCOCTRL_ENDEM_DEFAULT (_CMU_LFRCOCTRL_ENDEM_DEFAULT << 18) /**< Shifted mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 319 | #define _CMU_LFRCOCTRL_TIMEOUT_SHIFT 24 /**< Shift value for CMU_TIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 320 | #define _CMU_LFRCOCTRL_TIMEOUT_MASK 0x3000000UL /**< Bit mask for CMU_TIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 321 | #define _CMU_LFRCOCTRL_TIMEOUT_2CYCLES 0x00000000UL /**< Mode 2CYCLES for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 322 | #define _CMU_LFRCOCTRL_TIMEOUT_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 323 | #define _CMU_LFRCOCTRL_TIMEOUT_16CYCLES 0x00000001UL /**< Mode 16CYCLES for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 324 | #define _CMU_LFRCOCTRL_TIMEOUT_32CYCLES 0x00000002UL /**< Mode 32CYCLES for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 325 | #define CMU_LFRCOCTRL_TIMEOUT_2CYCLES (_CMU_LFRCOCTRL_TIMEOUT_2CYCLES << 24) /**< Shifted mode 2CYCLES for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 326 | #define CMU_LFRCOCTRL_TIMEOUT_DEFAULT (_CMU_LFRCOCTRL_TIMEOUT_DEFAULT << 24) /**< Shifted mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 327 | #define CMU_LFRCOCTRL_TIMEOUT_16CYCLES (_CMU_LFRCOCTRL_TIMEOUT_16CYCLES << 24) /**< Shifted mode 16CYCLES for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 328 | #define CMU_LFRCOCTRL_TIMEOUT_32CYCLES (_CMU_LFRCOCTRL_TIMEOUT_32CYCLES << 24) /**< Shifted mode 32CYCLES for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 329 | #define _CMU_LFRCOCTRL_GMCCURTUNE_SHIFT 28 /**< Shift value for CMU_GMCCURTUNE */ |
sahilmgandhi | 18:6a4db94011d3 | 330 | #define _CMU_LFRCOCTRL_GMCCURTUNE_MASK 0xF0000000UL /**< Bit mask for CMU_GMCCURTUNE */ |
sahilmgandhi | 18:6a4db94011d3 | 331 | #define _CMU_LFRCOCTRL_GMCCURTUNE_DEFAULT 0x00000008UL /**< Mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 332 | #define CMU_LFRCOCTRL_GMCCURTUNE_DEFAULT (_CMU_LFRCOCTRL_GMCCURTUNE_DEFAULT << 28) /**< Shifted mode DEFAULT for CMU_LFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 333 | |
sahilmgandhi | 18:6a4db94011d3 | 334 | /* Bit fields for CMU HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 335 | #define _CMU_HFXOCTRL_RESETVALUE 0x00000000UL /**< Default value for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 336 | #define _CMU_HFXOCTRL_MASK 0x37000731UL /**< Mask for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 337 | #define CMU_HFXOCTRL_MODE (0x1UL << 0) /**< HFXO Mode */ |
sahilmgandhi | 18:6a4db94011d3 | 338 | #define _CMU_HFXOCTRL_MODE_SHIFT 0 /**< Shift value for CMU_MODE */ |
sahilmgandhi | 18:6a4db94011d3 | 339 | #define _CMU_HFXOCTRL_MODE_MASK 0x1UL /**< Bit mask for CMU_MODE */ |
sahilmgandhi | 18:6a4db94011d3 | 340 | #define _CMU_HFXOCTRL_MODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 341 | #define _CMU_HFXOCTRL_MODE_XTAL 0x00000000UL /**< Mode XTAL for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 342 | #define _CMU_HFXOCTRL_MODE_EXTCLK 0x00000001UL /**< Mode EXTCLK for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 343 | #define CMU_HFXOCTRL_MODE_DEFAULT (_CMU_HFXOCTRL_MODE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 344 | #define CMU_HFXOCTRL_MODE_XTAL (_CMU_HFXOCTRL_MODE_XTAL << 0) /**< Shifted mode XTAL for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 345 | #define CMU_HFXOCTRL_MODE_EXTCLK (_CMU_HFXOCTRL_MODE_EXTCLK << 0) /**< Shifted mode EXTCLK for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 346 | #define _CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_SHIFT 4 /**< Shift value for CMU_PEAKDETSHUNTOPTMODE */ |
sahilmgandhi | 18:6a4db94011d3 | 347 | #define _CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_MASK 0x30UL /**< Bit mask for CMU_PEAKDETSHUNTOPTMODE */ |
sahilmgandhi | 18:6a4db94011d3 | 348 | #define _CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 349 | #define _CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_AUTOCMD 0x00000000UL /**< Mode AUTOCMD for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 350 | #define _CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_CMD 0x00000001UL /**< Mode CMD for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 351 | #define _CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_MANUAL 0x00000002UL /**< Mode MANUAL for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 352 | #define CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_DEFAULT (_CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 353 | #define CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_AUTOCMD (_CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_AUTOCMD << 4) /**< Shifted mode AUTOCMD for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 354 | #define CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_CMD (_CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_CMD << 4) /**< Shifted mode CMD for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 355 | #define CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_MANUAL (_CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_MANUAL << 4) /**< Shifted mode MANUAL for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 356 | #define CMU_HFXOCTRL_LOWPOWER (0x1UL << 8) /**< Low power mode control. PSR performance is reduced to enable low current consumption. */ |
sahilmgandhi | 18:6a4db94011d3 | 357 | #define _CMU_HFXOCTRL_LOWPOWER_SHIFT 8 /**< Shift value for CMU_LOWPOWER */ |
sahilmgandhi | 18:6a4db94011d3 | 358 | #define _CMU_HFXOCTRL_LOWPOWER_MASK 0x100UL /**< Bit mask for CMU_LOWPOWER */ |
sahilmgandhi | 18:6a4db94011d3 | 359 | #define _CMU_HFXOCTRL_LOWPOWER_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 360 | #define CMU_HFXOCTRL_LOWPOWER_DEFAULT (_CMU_HFXOCTRL_LOWPOWER_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 361 | #define CMU_HFXOCTRL_XTI2GND (0x1UL << 9) /**< Clamp HFXTAL_N pin to ground when HFXO oscillator is off. */ |
sahilmgandhi | 18:6a4db94011d3 | 362 | #define _CMU_HFXOCTRL_XTI2GND_SHIFT 9 /**< Shift value for CMU_XTI2GND */ |
sahilmgandhi | 18:6a4db94011d3 | 363 | #define _CMU_HFXOCTRL_XTI2GND_MASK 0x200UL /**< Bit mask for CMU_XTI2GND */ |
sahilmgandhi | 18:6a4db94011d3 | 364 | #define _CMU_HFXOCTRL_XTI2GND_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 365 | #define CMU_HFXOCTRL_XTI2GND_DEFAULT (_CMU_HFXOCTRL_XTI2GND_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 366 | #define CMU_HFXOCTRL_XTO2GND (0x1UL << 10) /**< Clamp HFXTAL_P pin to ground when HFXO oscillator is off. */ |
sahilmgandhi | 18:6a4db94011d3 | 367 | #define _CMU_HFXOCTRL_XTO2GND_SHIFT 10 /**< Shift value for CMU_XTO2GND */ |
sahilmgandhi | 18:6a4db94011d3 | 368 | #define _CMU_HFXOCTRL_XTO2GND_MASK 0x400UL /**< Bit mask for CMU_XTO2GND */ |
sahilmgandhi | 18:6a4db94011d3 | 369 | #define _CMU_HFXOCTRL_XTO2GND_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 370 | #define CMU_HFXOCTRL_XTO2GND_DEFAULT (_CMU_HFXOCTRL_XTO2GND_DEFAULT << 10) /**< Shifted mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 371 | #define _CMU_HFXOCTRL_LFTIMEOUT_SHIFT 24 /**< Shift value for CMU_LFTIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 372 | #define _CMU_HFXOCTRL_LFTIMEOUT_MASK 0x7000000UL /**< Bit mask for CMU_LFTIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 373 | #define _CMU_HFXOCTRL_LFTIMEOUT_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 374 | #define _CMU_HFXOCTRL_LFTIMEOUT_0CYCLES 0x00000000UL /**< Mode 0CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 375 | #define _CMU_HFXOCTRL_LFTIMEOUT_2CYCLES 0x00000001UL /**< Mode 2CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 376 | #define _CMU_HFXOCTRL_LFTIMEOUT_4CYCLES 0x00000002UL /**< Mode 4CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 377 | #define _CMU_HFXOCTRL_LFTIMEOUT_16CYCLES 0x00000003UL /**< Mode 16CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 378 | #define _CMU_HFXOCTRL_LFTIMEOUT_32CYCLES 0x00000004UL /**< Mode 32CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 379 | #define _CMU_HFXOCTRL_LFTIMEOUT_64CYCLES 0x00000005UL /**< Mode 64CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 380 | #define _CMU_HFXOCTRL_LFTIMEOUT_1KCYCLES 0x00000006UL /**< Mode 1KCYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 381 | #define _CMU_HFXOCTRL_LFTIMEOUT_4KCYCLES 0x00000007UL /**< Mode 4KCYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 382 | #define CMU_HFXOCTRL_LFTIMEOUT_DEFAULT (_CMU_HFXOCTRL_LFTIMEOUT_DEFAULT << 24) /**< Shifted mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 383 | #define CMU_HFXOCTRL_LFTIMEOUT_0CYCLES (_CMU_HFXOCTRL_LFTIMEOUT_0CYCLES << 24) /**< Shifted mode 0CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 384 | #define CMU_HFXOCTRL_LFTIMEOUT_2CYCLES (_CMU_HFXOCTRL_LFTIMEOUT_2CYCLES << 24) /**< Shifted mode 2CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 385 | #define CMU_HFXOCTRL_LFTIMEOUT_4CYCLES (_CMU_HFXOCTRL_LFTIMEOUT_4CYCLES << 24) /**< Shifted mode 4CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 386 | #define CMU_HFXOCTRL_LFTIMEOUT_16CYCLES (_CMU_HFXOCTRL_LFTIMEOUT_16CYCLES << 24) /**< Shifted mode 16CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 387 | #define CMU_HFXOCTRL_LFTIMEOUT_32CYCLES (_CMU_HFXOCTRL_LFTIMEOUT_32CYCLES << 24) /**< Shifted mode 32CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 388 | #define CMU_HFXOCTRL_LFTIMEOUT_64CYCLES (_CMU_HFXOCTRL_LFTIMEOUT_64CYCLES << 24) /**< Shifted mode 64CYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 389 | #define CMU_HFXOCTRL_LFTIMEOUT_1KCYCLES (_CMU_HFXOCTRL_LFTIMEOUT_1KCYCLES << 24) /**< Shifted mode 1KCYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 390 | #define CMU_HFXOCTRL_LFTIMEOUT_4KCYCLES (_CMU_HFXOCTRL_LFTIMEOUT_4KCYCLES << 24) /**< Shifted mode 4KCYCLES for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 391 | #define CMU_HFXOCTRL_AUTOSTARTEM0EM1 (0x1UL << 28) /**< Automatically start of HFXO upon EM0/EM1 entry from EM2/EM3 */ |
sahilmgandhi | 18:6a4db94011d3 | 392 | #define _CMU_HFXOCTRL_AUTOSTARTEM0EM1_SHIFT 28 /**< Shift value for CMU_AUTOSTARTEM0EM1 */ |
sahilmgandhi | 18:6a4db94011d3 | 393 | #define _CMU_HFXOCTRL_AUTOSTARTEM0EM1_MASK 0x10000000UL /**< Bit mask for CMU_AUTOSTARTEM0EM1 */ |
sahilmgandhi | 18:6a4db94011d3 | 394 | #define _CMU_HFXOCTRL_AUTOSTARTEM0EM1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 395 | #define CMU_HFXOCTRL_AUTOSTARTEM0EM1_DEFAULT (_CMU_HFXOCTRL_AUTOSTARTEM0EM1_DEFAULT << 28) /**< Shifted mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 396 | #define CMU_HFXOCTRL_AUTOSTARTSELEM0EM1 (0x1UL << 29) /**< Automatically start and select of HFXO upon EM0/EM1 entry from EM2/EM3 */ |
sahilmgandhi | 18:6a4db94011d3 | 397 | #define _CMU_HFXOCTRL_AUTOSTARTSELEM0EM1_SHIFT 29 /**< Shift value for CMU_AUTOSTARTSELEM0EM1 */ |
sahilmgandhi | 18:6a4db94011d3 | 398 | #define _CMU_HFXOCTRL_AUTOSTARTSELEM0EM1_MASK 0x20000000UL /**< Bit mask for CMU_AUTOSTARTSELEM0EM1 */ |
sahilmgandhi | 18:6a4db94011d3 | 399 | #define _CMU_HFXOCTRL_AUTOSTARTSELEM0EM1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 400 | #define CMU_HFXOCTRL_AUTOSTARTSELEM0EM1_DEFAULT (_CMU_HFXOCTRL_AUTOSTARTSELEM0EM1_DEFAULT << 29) /**< Shifted mode DEFAULT for CMU_HFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 401 | |
sahilmgandhi | 18:6a4db94011d3 | 402 | /* Bit fields for CMU HFXOCTRL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 403 | #define _CMU_HFXOCTRL1_RESETVALUE 0x00000240UL /**< Default value for CMU_HFXOCTRL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 404 | #define _CMU_HFXOCTRL1_MASK 0x00000277UL /**< Mask for CMU_HFXOCTRL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 405 | #define _CMU_HFXOCTRL1_PEAKDETTHR_SHIFT 0 /**< Shift value for CMU_PEAKDETTHR */ |
sahilmgandhi | 18:6a4db94011d3 | 406 | #define _CMU_HFXOCTRL1_PEAKDETTHR_MASK 0x7UL /**< Bit mask for CMU_PEAKDETTHR */ |
sahilmgandhi | 18:6a4db94011d3 | 407 | #define _CMU_HFXOCTRL1_PEAKDETTHR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOCTRL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 408 | #define CMU_HFXOCTRL1_PEAKDETTHR_DEFAULT (_CMU_HFXOCTRL1_PEAKDETTHR_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFXOCTRL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 409 | #define _CMU_HFXOCTRL1_REGLVL_SHIFT 4 /**< Shift value for CMU_REGLVL */ |
sahilmgandhi | 18:6a4db94011d3 | 410 | #define _CMU_HFXOCTRL1_REGLVL_MASK 0x70UL /**< Bit mask for CMU_REGLVL */ |
sahilmgandhi | 18:6a4db94011d3 | 411 | #define _CMU_HFXOCTRL1_REGLVL_DEFAULT 0x00000004UL /**< Mode DEFAULT for CMU_HFXOCTRL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 412 | #define CMU_HFXOCTRL1_REGLVL_DEFAULT (_CMU_HFXOCTRL1_REGLVL_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_HFXOCTRL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 413 | #define CMU_HFXOCTRL1_XTIBIASEN (0x1UL << 9) /**< Reserved for internal use. Do not change. */ |
sahilmgandhi | 18:6a4db94011d3 | 414 | #define _CMU_HFXOCTRL1_XTIBIASEN_SHIFT 9 /**< Shift value for CMU_XTIBIASEN */ |
sahilmgandhi | 18:6a4db94011d3 | 415 | #define _CMU_HFXOCTRL1_XTIBIASEN_MASK 0x200UL /**< Bit mask for CMU_XTIBIASEN */ |
sahilmgandhi | 18:6a4db94011d3 | 416 | #define _CMU_HFXOCTRL1_XTIBIASEN_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_HFXOCTRL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 417 | #define CMU_HFXOCTRL1_XTIBIASEN_DEFAULT (_CMU_HFXOCTRL1_XTIBIASEN_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_HFXOCTRL1 */ |
sahilmgandhi | 18:6a4db94011d3 | 418 | |
sahilmgandhi | 18:6a4db94011d3 | 419 | /* Bit fields for CMU HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 420 | #define _CMU_HFXOSTARTUPCTRL_RESETVALUE 0xA1250060UL /**< Default value for CMU_HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 421 | #define _CMU_HFXOSTARTUPCTRL_MASK 0xFFEFF87FUL /**< Mask for CMU_HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 422 | #define _CMU_HFXOSTARTUPCTRL_IBTRIMXOCORE_SHIFT 0 /**< Shift value for CMU_IBTRIMXOCORE */ |
sahilmgandhi | 18:6a4db94011d3 | 423 | #define _CMU_HFXOSTARTUPCTRL_IBTRIMXOCORE_MASK 0x7FUL /**< Bit mask for CMU_IBTRIMXOCORE */ |
sahilmgandhi | 18:6a4db94011d3 | 424 | #define _CMU_HFXOSTARTUPCTRL_IBTRIMXOCORE_DEFAULT 0x00000060UL /**< Mode DEFAULT for CMU_HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 425 | #define CMU_HFXOSTARTUPCTRL_IBTRIMXOCORE_DEFAULT (_CMU_HFXOSTARTUPCTRL_IBTRIMXOCORE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 426 | #define _CMU_HFXOSTARTUPCTRL_CTUNE_SHIFT 11 /**< Shift value for CMU_CTUNE */ |
sahilmgandhi | 18:6a4db94011d3 | 427 | #define _CMU_HFXOSTARTUPCTRL_CTUNE_MASK 0xFF800UL /**< Bit mask for CMU_CTUNE */ |
sahilmgandhi | 18:6a4db94011d3 | 428 | #define _CMU_HFXOSTARTUPCTRL_CTUNE_DEFAULT 0x000000A0UL /**< Mode DEFAULT for CMU_HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 429 | #define CMU_HFXOSTARTUPCTRL_CTUNE_DEFAULT (_CMU_HFXOSTARTUPCTRL_CTUNE_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 430 | #define _CMU_HFXOSTARTUPCTRL_RESERVED0_SHIFT 21 /**< Shift value for CMU_RESERVED0 */ |
sahilmgandhi | 18:6a4db94011d3 | 431 | #define _CMU_HFXOSTARTUPCTRL_RESERVED0_MASK 0xFE00000UL /**< Bit mask for CMU_RESERVED0 */ |
sahilmgandhi | 18:6a4db94011d3 | 432 | #define _CMU_HFXOSTARTUPCTRL_RESERVED0_DEFAULT 0x00000009UL /**< Mode DEFAULT for CMU_HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 433 | #define CMU_HFXOSTARTUPCTRL_RESERVED0_DEFAULT (_CMU_HFXOSTARTUPCTRL_RESERVED0_DEFAULT << 21) /**< Shifted mode DEFAULT for CMU_HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 434 | #define _CMU_HFXOSTARTUPCTRL_RESERVED1_SHIFT 28 /**< Shift value for CMU_RESERVED1 */ |
sahilmgandhi | 18:6a4db94011d3 | 435 | #define _CMU_HFXOSTARTUPCTRL_RESERVED1_MASK 0xF0000000UL /**< Bit mask for CMU_RESERVED1 */ |
sahilmgandhi | 18:6a4db94011d3 | 436 | #define _CMU_HFXOSTARTUPCTRL_RESERVED1_DEFAULT 0x0000000AUL /**< Mode DEFAULT for CMU_HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 437 | #define CMU_HFXOSTARTUPCTRL_RESERVED1_DEFAULT (_CMU_HFXOSTARTUPCTRL_RESERVED1_DEFAULT << 28) /**< Shifted mode DEFAULT for CMU_HFXOSTARTUPCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 438 | |
sahilmgandhi | 18:6a4db94011d3 | 439 | /* Bit fields for CMU HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 440 | #define _CMU_HFXOSTEADYSTATECTRL_RESETVALUE 0xA30AAD09UL /**< Default value for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 441 | #define _CMU_HFXOSTEADYSTATECTRL_MASK 0xF70FFFFFUL /**< Mask for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 442 | #define _CMU_HFXOSTEADYSTATECTRL_IBTRIMXOCORE_SHIFT 0 /**< Shift value for CMU_IBTRIMXOCORE */ |
sahilmgandhi | 18:6a4db94011d3 | 443 | #define _CMU_HFXOSTEADYSTATECTRL_IBTRIMXOCORE_MASK 0x7FUL /**< Bit mask for CMU_IBTRIMXOCORE */ |
sahilmgandhi | 18:6a4db94011d3 | 444 | #define _CMU_HFXOSTEADYSTATECTRL_IBTRIMXOCORE_DEFAULT 0x00000009UL /**< Mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 445 | #define CMU_HFXOSTEADYSTATECTRL_IBTRIMXOCORE_DEFAULT (_CMU_HFXOSTEADYSTATECTRL_IBTRIMXOCORE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 446 | #define _CMU_HFXOSTEADYSTATECTRL_REGISH_SHIFT 7 /**< Shift value for CMU_REGISH */ |
sahilmgandhi | 18:6a4db94011d3 | 447 | #define _CMU_HFXOSTEADYSTATECTRL_REGISH_MASK 0x780UL /**< Bit mask for CMU_REGISH */ |
sahilmgandhi | 18:6a4db94011d3 | 448 | #define _CMU_HFXOSTEADYSTATECTRL_REGISH_DEFAULT 0x0000000AUL /**< Mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 449 | #define CMU_HFXOSTEADYSTATECTRL_REGISH_DEFAULT (_CMU_HFXOSTEADYSTATECTRL_REGISH_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 450 | #define _CMU_HFXOSTEADYSTATECTRL_CTUNE_SHIFT 11 /**< Shift value for CMU_CTUNE */ |
sahilmgandhi | 18:6a4db94011d3 | 451 | #define _CMU_HFXOSTEADYSTATECTRL_CTUNE_MASK 0xFF800UL /**< Bit mask for CMU_CTUNE */ |
sahilmgandhi | 18:6a4db94011d3 | 452 | #define _CMU_HFXOSTEADYSTATECTRL_CTUNE_DEFAULT 0x00000155UL /**< Mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 453 | #define CMU_HFXOSTEADYSTATECTRL_CTUNE_DEFAULT (_CMU_HFXOSTEADYSTATECTRL_CTUNE_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 454 | #define _CMU_HFXOSTEADYSTATECTRL_REGSELILOW_SHIFT 24 /**< Shift value for CMU_REGSELILOW */ |
sahilmgandhi | 18:6a4db94011d3 | 455 | #define _CMU_HFXOSTEADYSTATECTRL_REGSELILOW_MASK 0x3000000UL /**< Bit mask for CMU_REGSELILOW */ |
sahilmgandhi | 18:6a4db94011d3 | 456 | #define _CMU_HFXOSTEADYSTATECTRL_REGSELILOW_DEFAULT 0x00000003UL /**< Mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 457 | #define CMU_HFXOSTEADYSTATECTRL_REGSELILOW_DEFAULT (_CMU_HFXOSTEADYSTATECTRL_REGSELILOW_DEFAULT << 24) /**< Shifted mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 458 | #define CMU_HFXOSTEADYSTATECTRL_PEAKDETEN (0x1UL << 26) /**< Enables oscillator peak detectors */ |
sahilmgandhi | 18:6a4db94011d3 | 459 | #define _CMU_HFXOSTEADYSTATECTRL_PEAKDETEN_SHIFT 26 /**< Shift value for CMU_PEAKDETEN */ |
sahilmgandhi | 18:6a4db94011d3 | 460 | #define _CMU_HFXOSTEADYSTATECTRL_PEAKDETEN_MASK 0x4000000UL /**< Bit mask for CMU_PEAKDETEN */ |
sahilmgandhi | 18:6a4db94011d3 | 461 | #define _CMU_HFXOSTEADYSTATECTRL_PEAKDETEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 462 | #define CMU_HFXOSTEADYSTATECTRL_PEAKDETEN_DEFAULT (_CMU_HFXOSTEADYSTATECTRL_PEAKDETEN_DEFAULT << 26) /**< Shifted mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 463 | #define _CMU_HFXOSTEADYSTATECTRL_REGISHUPPER_SHIFT 28 /**< Shift value for CMU_REGISHUPPER */ |
sahilmgandhi | 18:6a4db94011d3 | 464 | #define _CMU_HFXOSTEADYSTATECTRL_REGISHUPPER_MASK 0xF0000000UL /**< Bit mask for CMU_REGISHUPPER */ |
sahilmgandhi | 18:6a4db94011d3 | 465 | #define _CMU_HFXOSTEADYSTATECTRL_REGISHUPPER_DEFAULT 0x0000000AUL /**< Mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 466 | #define CMU_HFXOSTEADYSTATECTRL_REGISHUPPER_DEFAULT (_CMU_HFXOSTEADYSTATECTRL_REGISHUPPER_DEFAULT << 28) /**< Shifted mode DEFAULT for CMU_HFXOSTEADYSTATECTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 467 | |
sahilmgandhi | 18:6a4db94011d3 | 468 | /* Bit fields for CMU HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 469 | #define _CMU_HFXOTIMEOUTCTRL_RESETVALUE 0x00026667UL /**< Default value for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 470 | #define _CMU_HFXOTIMEOUTCTRL_MASK 0x000FFFFFUL /**< Mask for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 471 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_SHIFT 0 /**< Shift value for CMU_STARTUPTIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 472 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_MASK 0xFUL /**< Bit mask for CMU_STARTUPTIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 473 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_2CYCLES 0x00000000UL /**< Mode 2CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 474 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_4CYCLES 0x00000001UL /**< Mode 4CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 475 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_16CYCLES 0x00000002UL /**< Mode 16CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 476 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_32CYCLES 0x00000003UL /**< Mode 32CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 477 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_256CYCLES 0x00000004UL /**< Mode 256CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 478 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_1KCYCLES 0x00000005UL /**< Mode 1KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 479 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_2KCYCLES 0x00000006UL /**< Mode 2KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 480 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_DEFAULT 0x00000007UL /**< Mode DEFAULT for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 481 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_4KCYCLES 0x00000007UL /**< Mode 4KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 482 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_8KCYCLES 0x00000008UL /**< Mode 8KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 483 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_16KCYCLES 0x00000009UL /**< Mode 16KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 484 | #define _CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_32KCYCLES 0x0000000AUL /**< Mode 32KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 485 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_2CYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_2CYCLES << 0) /**< Shifted mode 2CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 486 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_4CYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_4CYCLES << 0) /**< Shifted mode 4CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 487 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_16CYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_16CYCLES << 0) /**< Shifted mode 16CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 488 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_32CYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_32CYCLES << 0) /**< Shifted mode 32CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 489 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_256CYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_256CYCLES << 0) /**< Shifted mode 256CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 490 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_1KCYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_1KCYCLES << 0) /**< Shifted mode 1KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 491 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_2KCYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_2KCYCLES << 0) /**< Shifted mode 2KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 492 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_DEFAULT (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 493 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_4KCYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_4KCYCLES << 0) /**< Shifted mode 4KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 494 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_8KCYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_8KCYCLES << 0) /**< Shifted mode 8KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 495 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_16KCYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_16KCYCLES << 0) /**< Shifted mode 16KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 496 | #define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_32KCYCLES (_CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_32KCYCLES << 0) /**< Shifted mode 32KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 497 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_SHIFT 4 /**< Shift value for CMU_STEADYTIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 498 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_MASK 0xF0UL /**< Bit mask for CMU_STEADYTIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 499 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_2CYCLES 0x00000000UL /**< Mode 2CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 500 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_4CYCLES 0x00000001UL /**< Mode 4CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 501 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_16CYCLES 0x00000002UL /**< Mode 16CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 502 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_32CYCLES 0x00000003UL /**< Mode 32CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 503 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_256CYCLES 0x00000004UL /**< Mode 256CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 504 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_1KCYCLES 0x00000005UL /**< Mode 1KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 505 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_DEFAULT 0x00000006UL /**< Mode DEFAULT for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 506 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_2KCYCLES 0x00000006UL /**< Mode 2KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 507 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_4KCYCLES 0x00000007UL /**< Mode 4KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 508 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_8KCYCLES 0x00000008UL /**< Mode 8KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 509 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_16KCYCLES 0x00000009UL /**< Mode 16KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 510 | #define _CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_32KCYCLES 0x0000000AUL /**< Mode 32KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 511 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_2CYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_2CYCLES << 4) /**< Shifted mode 2CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 512 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_4CYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_4CYCLES << 4) /**< Shifted mode 4CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 513 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_16CYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_16CYCLES << 4) /**< Shifted mode 16CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 514 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_32CYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_32CYCLES << 4) /**< Shifted mode 32CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 515 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_256CYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_256CYCLES << 4) /**< Shifted mode 256CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 516 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_1KCYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_1KCYCLES << 4) /**< Shifted mode 1KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 517 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_DEFAULT (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 518 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_2KCYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_2KCYCLES << 4) /**< Shifted mode 2KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 519 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_4KCYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_4KCYCLES << 4) /**< Shifted mode 4KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 520 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_8KCYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_8KCYCLES << 4) /**< Shifted mode 8KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 521 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_16KCYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_16KCYCLES << 4) /**< Shifted mode 16KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 522 | #define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_32KCYCLES (_CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_32KCYCLES << 4) /**< Shifted mode 32KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 523 | #define _CMU_HFXOTIMEOUTCTRL_RESERVED2_SHIFT 8 /**< Shift value for CMU_RESERVED2 */ |
sahilmgandhi | 18:6a4db94011d3 | 524 | #define _CMU_HFXOTIMEOUTCTRL_RESERVED2_MASK 0xF00UL /**< Bit mask for CMU_RESERVED2 */ |
sahilmgandhi | 18:6a4db94011d3 | 525 | #define _CMU_HFXOTIMEOUTCTRL_RESERVED2_DEFAULT 0x00000006UL /**< Mode DEFAULT for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 526 | #define CMU_HFXOTIMEOUTCTRL_RESERVED2_DEFAULT (_CMU_HFXOTIMEOUTCTRL_RESERVED2_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 527 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_SHIFT 12 /**< Shift value for CMU_PEAKDETTIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 528 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_MASK 0xF000UL /**< Bit mask for CMU_PEAKDETTIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 529 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_2CYCLES 0x00000000UL /**< Mode 2CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 530 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_4CYCLES 0x00000001UL /**< Mode 4CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 531 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_16CYCLES 0x00000002UL /**< Mode 16CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 532 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_32CYCLES 0x00000003UL /**< Mode 32CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 533 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_256CYCLES 0x00000004UL /**< Mode 256CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 534 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_1KCYCLES 0x00000005UL /**< Mode 1KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 535 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_DEFAULT 0x00000006UL /**< Mode DEFAULT for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 536 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_2KCYCLES 0x00000006UL /**< Mode 2KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 537 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_4KCYCLES 0x00000007UL /**< Mode 4KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 538 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_8KCYCLES 0x00000008UL /**< Mode 8KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 539 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_16KCYCLES 0x00000009UL /**< Mode 16KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 540 | #define _CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_32KCYCLES 0x0000000AUL /**< Mode 32KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 541 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_2CYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_2CYCLES << 12) /**< Shifted mode 2CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 542 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_4CYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_4CYCLES << 12) /**< Shifted mode 4CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 543 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_16CYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_16CYCLES << 12) /**< Shifted mode 16CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 544 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_32CYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_32CYCLES << 12) /**< Shifted mode 32CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 545 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_256CYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_256CYCLES << 12) /**< Shifted mode 256CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 546 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_1KCYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_1KCYCLES << 12) /**< Shifted mode 1KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 547 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_DEFAULT (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 548 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_2KCYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_2KCYCLES << 12) /**< Shifted mode 2KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 549 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_4KCYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_4KCYCLES << 12) /**< Shifted mode 4KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 550 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_8KCYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_8KCYCLES << 12) /**< Shifted mode 8KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 551 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_16KCYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_16KCYCLES << 12) /**< Shifted mode 16KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 552 | #define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_32KCYCLES (_CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_32KCYCLES << 12) /**< Shifted mode 32KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 553 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_SHIFT 16 /**< Shift value for CMU_SHUNTOPTTIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 554 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_MASK 0xF0000UL /**< Bit mask for CMU_SHUNTOPTTIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 555 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_2CYCLES 0x00000000UL /**< Mode 2CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 556 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_4CYCLES 0x00000001UL /**< Mode 4CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 557 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_DEFAULT 0x00000002UL /**< Mode DEFAULT for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 558 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_16CYCLES 0x00000002UL /**< Mode 16CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 559 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_32CYCLES 0x00000003UL /**< Mode 32CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 560 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_256CYCLES 0x00000004UL /**< Mode 256CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 561 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_1KCYCLES 0x00000005UL /**< Mode 1KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 562 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_2KCYCLES 0x00000006UL /**< Mode 2KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 563 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_4KCYCLES 0x00000007UL /**< Mode 4KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 564 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_8KCYCLES 0x00000008UL /**< Mode 8KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 565 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_16KCYCLES 0x00000009UL /**< Mode 16KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 566 | #define _CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_32KCYCLES 0x0000000AUL /**< Mode 32KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 567 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_2CYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_2CYCLES << 16) /**< Shifted mode 2CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 568 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_4CYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_4CYCLES << 16) /**< Shifted mode 4CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 569 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_DEFAULT (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 570 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_16CYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_16CYCLES << 16) /**< Shifted mode 16CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 571 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_32CYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_32CYCLES << 16) /**< Shifted mode 32CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 572 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_256CYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_256CYCLES << 16) /**< Shifted mode 256CYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 573 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_1KCYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_1KCYCLES << 16) /**< Shifted mode 1KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 574 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_2KCYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_2KCYCLES << 16) /**< Shifted mode 2KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 575 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_4KCYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_4KCYCLES << 16) /**< Shifted mode 4KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 576 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_8KCYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_8KCYCLES << 16) /**< Shifted mode 8KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 577 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_16KCYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_16KCYCLES << 16) /**< Shifted mode 16KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 578 | #define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_32KCYCLES (_CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_32KCYCLES << 16) /**< Shifted mode 32KCYCLES for CMU_HFXOTIMEOUTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 579 | |
sahilmgandhi | 18:6a4db94011d3 | 580 | /* Bit fields for CMU LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 581 | #define _CMU_LFXOCTRL_RESETVALUE 0x07009000UL /**< Default value for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 582 | #define _CMU_LFXOCTRL_MASK 0x0713DB7FUL /**< Mask for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 583 | #define _CMU_LFXOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 584 | #define _CMU_LFXOCTRL_TUNING_MASK 0x7FUL /**< Bit mask for CMU_TUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 585 | #define _CMU_LFXOCTRL_TUNING_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 586 | #define CMU_LFXOCTRL_TUNING_DEFAULT (_CMU_LFXOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 587 | #define _CMU_LFXOCTRL_MODE_SHIFT 8 /**< Shift value for CMU_MODE */ |
sahilmgandhi | 18:6a4db94011d3 | 588 | #define _CMU_LFXOCTRL_MODE_MASK 0x300UL /**< Bit mask for CMU_MODE */ |
sahilmgandhi | 18:6a4db94011d3 | 589 | #define _CMU_LFXOCTRL_MODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 590 | #define _CMU_LFXOCTRL_MODE_XTAL 0x00000000UL /**< Mode XTAL for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 591 | #define _CMU_LFXOCTRL_MODE_BUFEXTCLK 0x00000001UL /**< Mode BUFEXTCLK for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 592 | #define _CMU_LFXOCTRL_MODE_DIGEXTCLK 0x00000002UL /**< Mode DIGEXTCLK for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 593 | #define CMU_LFXOCTRL_MODE_DEFAULT (_CMU_LFXOCTRL_MODE_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 594 | #define CMU_LFXOCTRL_MODE_XTAL (_CMU_LFXOCTRL_MODE_XTAL << 8) /**< Shifted mode XTAL for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 595 | #define CMU_LFXOCTRL_MODE_BUFEXTCLK (_CMU_LFXOCTRL_MODE_BUFEXTCLK << 8) /**< Shifted mode BUFEXTCLK for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 596 | #define CMU_LFXOCTRL_MODE_DIGEXTCLK (_CMU_LFXOCTRL_MODE_DIGEXTCLK << 8) /**< Shifted mode DIGEXTCLK for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 597 | #define _CMU_LFXOCTRL_GAIN_SHIFT 11 /**< Shift value for CMU_GAIN */ |
sahilmgandhi | 18:6a4db94011d3 | 598 | #define _CMU_LFXOCTRL_GAIN_MASK 0x1800UL /**< Bit mask for CMU_GAIN */ |
sahilmgandhi | 18:6a4db94011d3 | 599 | #define _CMU_LFXOCTRL_GAIN_DEFAULT 0x00000002UL /**< Mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 600 | #define CMU_LFXOCTRL_GAIN_DEFAULT (_CMU_LFXOCTRL_GAIN_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 601 | #define CMU_LFXOCTRL_HIGHAMPL (0x1UL << 14) /**< LFXO High XTAL Oscillation Amplitude Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 602 | #define _CMU_LFXOCTRL_HIGHAMPL_SHIFT 14 /**< Shift value for CMU_HIGHAMPL */ |
sahilmgandhi | 18:6a4db94011d3 | 603 | #define _CMU_LFXOCTRL_HIGHAMPL_MASK 0x4000UL /**< Bit mask for CMU_HIGHAMPL */ |
sahilmgandhi | 18:6a4db94011d3 | 604 | #define _CMU_LFXOCTRL_HIGHAMPL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 605 | #define CMU_LFXOCTRL_HIGHAMPL_DEFAULT (_CMU_LFXOCTRL_HIGHAMPL_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 606 | #define CMU_LFXOCTRL_AGC (0x1UL << 15) /**< LFXO AGC Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 607 | #define _CMU_LFXOCTRL_AGC_SHIFT 15 /**< Shift value for CMU_AGC */ |
sahilmgandhi | 18:6a4db94011d3 | 608 | #define _CMU_LFXOCTRL_AGC_MASK 0x8000UL /**< Bit mask for CMU_AGC */ |
sahilmgandhi | 18:6a4db94011d3 | 609 | #define _CMU_LFXOCTRL_AGC_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 610 | #define CMU_LFXOCTRL_AGC_DEFAULT (_CMU_LFXOCTRL_AGC_DEFAULT << 15) /**< Shifted mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 611 | #define _CMU_LFXOCTRL_CUR_SHIFT 16 /**< Shift value for CMU_CUR */ |
sahilmgandhi | 18:6a4db94011d3 | 612 | #define _CMU_LFXOCTRL_CUR_MASK 0x30000UL /**< Bit mask for CMU_CUR */ |
sahilmgandhi | 18:6a4db94011d3 | 613 | #define _CMU_LFXOCTRL_CUR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 614 | #define CMU_LFXOCTRL_CUR_DEFAULT (_CMU_LFXOCTRL_CUR_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 615 | #define CMU_LFXOCTRL_BUFCUR (0x1UL << 20) /**< LFXO Buffer Bias Current */ |
sahilmgandhi | 18:6a4db94011d3 | 616 | #define _CMU_LFXOCTRL_BUFCUR_SHIFT 20 /**< Shift value for CMU_BUFCUR */ |
sahilmgandhi | 18:6a4db94011d3 | 617 | #define _CMU_LFXOCTRL_BUFCUR_MASK 0x100000UL /**< Bit mask for CMU_BUFCUR */ |
sahilmgandhi | 18:6a4db94011d3 | 618 | #define _CMU_LFXOCTRL_BUFCUR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 619 | #define CMU_LFXOCTRL_BUFCUR_DEFAULT (_CMU_LFXOCTRL_BUFCUR_DEFAULT << 20) /**< Shifted mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 620 | #define _CMU_LFXOCTRL_TIMEOUT_SHIFT 24 /**< Shift value for CMU_TIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 621 | #define _CMU_LFXOCTRL_TIMEOUT_MASK 0x7000000UL /**< Bit mask for CMU_TIMEOUT */ |
sahilmgandhi | 18:6a4db94011d3 | 622 | #define _CMU_LFXOCTRL_TIMEOUT_2CYCLES 0x00000000UL /**< Mode 2CYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 623 | #define _CMU_LFXOCTRL_TIMEOUT_256CYCLES 0x00000001UL /**< Mode 256CYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 624 | #define _CMU_LFXOCTRL_TIMEOUT_1KCYCLES 0x00000002UL /**< Mode 1KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 625 | #define _CMU_LFXOCTRL_TIMEOUT_2KCYCLES 0x00000003UL /**< Mode 2KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 626 | #define _CMU_LFXOCTRL_TIMEOUT_4KCYCLES 0x00000004UL /**< Mode 4KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 627 | #define _CMU_LFXOCTRL_TIMEOUT_8KCYCLES 0x00000005UL /**< Mode 8KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 628 | #define _CMU_LFXOCTRL_TIMEOUT_16KCYCLES 0x00000006UL /**< Mode 16KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 629 | #define _CMU_LFXOCTRL_TIMEOUT_DEFAULT 0x00000007UL /**< Mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 630 | #define _CMU_LFXOCTRL_TIMEOUT_32KCYCLES 0x00000007UL /**< Mode 32KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 631 | #define CMU_LFXOCTRL_TIMEOUT_2CYCLES (_CMU_LFXOCTRL_TIMEOUT_2CYCLES << 24) /**< Shifted mode 2CYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 632 | #define CMU_LFXOCTRL_TIMEOUT_256CYCLES (_CMU_LFXOCTRL_TIMEOUT_256CYCLES << 24) /**< Shifted mode 256CYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 633 | #define CMU_LFXOCTRL_TIMEOUT_1KCYCLES (_CMU_LFXOCTRL_TIMEOUT_1KCYCLES << 24) /**< Shifted mode 1KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 634 | #define CMU_LFXOCTRL_TIMEOUT_2KCYCLES (_CMU_LFXOCTRL_TIMEOUT_2KCYCLES << 24) /**< Shifted mode 2KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 635 | #define CMU_LFXOCTRL_TIMEOUT_4KCYCLES (_CMU_LFXOCTRL_TIMEOUT_4KCYCLES << 24) /**< Shifted mode 4KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 636 | #define CMU_LFXOCTRL_TIMEOUT_8KCYCLES (_CMU_LFXOCTRL_TIMEOUT_8KCYCLES << 24) /**< Shifted mode 8KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 637 | #define CMU_LFXOCTRL_TIMEOUT_16KCYCLES (_CMU_LFXOCTRL_TIMEOUT_16KCYCLES << 24) /**< Shifted mode 16KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 638 | #define CMU_LFXOCTRL_TIMEOUT_DEFAULT (_CMU_LFXOCTRL_TIMEOUT_DEFAULT << 24) /**< Shifted mode DEFAULT for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 639 | #define CMU_LFXOCTRL_TIMEOUT_32KCYCLES (_CMU_LFXOCTRL_TIMEOUT_32KCYCLES << 24) /**< Shifted mode 32KCYCLES for CMU_LFXOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 640 | |
sahilmgandhi | 18:6a4db94011d3 | 641 | /* Bit fields for CMU ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 642 | #define _CMU_ULFRCOCTRL_RESETVALUE 0x00020020UL /**< Default value for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 643 | #define _CMU_ULFRCOCTRL_MASK 0x00030C3FUL /**< Mask for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 644 | #define _CMU_ULFRCOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 645 | #define _CMU_ULFRCOCTRL_TUNING_MASK 0x3FUL /**< Bit mask for CMU_TUNING */ |
sahilmgandhi | 18:6a4db94011d3 | 646 | #define _CMU_ULFRCOCTRL_TUNING_DEFAULT 0x00000020UL /**< Mode DEFAULT for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 647 | #define CMU_ULFRCOCTRL_TUNING_DEFAULT (_CMU_ULFRCOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 648 | #define _CMU_ULFRCOCTRL_MODE_SHIFT 10 /**< Shift value for CMU_MODE */ |
sahilmgandhi | 18:6a4db94011d3 | 649 | #define _CMU_ULFRCOCTRL_MODE_MASK 0xC00UL /**< Bit mask for CMU_MODE */ |
sahilmgandhi | 18:6a4db94011d3 | 650 | #define _CMU_ULFRCOCTRL_MODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 651 | #define _CMU_ULFRCOCTRL_MODE_1KHZ 0x00000000UL /**< Mode 1KHZ for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 652 | #define _CMU_ULFRCOCTRL_MODE_2KHZ 0x00000001UL /**< Mode 2KHZ for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 653 | #define _CMU_ULFRCOCTRL_MODE_4KHZ 0x00000002UL /**< Mode 4KHZ for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 654 | #define _CMU_ULFRCOCTRL_MODE_32KHZ 0x00000003UL /**< Mode 32KHZ for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 655 | #define CMU_ULFRCOCTRL_MODE_DEFAULT (_CMU_ULFRCOCTRL_MODE_DEFAULT << 10) /**< Shifted mode DEFAULT for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 656 | #define CMU_ULFRCOCTRL_MODE_1KHZ (_CMU_ULFRCOCTRL_MODE_1KHZ << 10) /**< Shifted mode 1KHZ for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 657 | #define CMU_ULFRCOCTRL_MODE_2KHZ (_CMU_ULFRCOCTRL_MODE_2KHZ << 10) /**< Shifted mode 2KHZ for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 658 | #define CMU_ULFRCOCTRL_MODE_4KHZ (_CMU_ULFRCOCTRL_MODE_4KHZ << 10) /**< Shifted mode 4KHZ for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 659 | #define CMU_ULFRCOCTRL_MODE_32KHZ (_CMU_ULFRCOCTRL_MODE_32KHZ << 10) /**< Shifted mode 32KHZ for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 660 | #define _CMU_ULFRCOCTRL_RESTRIM_SHIFT 16 /**< Shift value for CMU_RESTRIM */ |
sahilmgandhi | 18:6a4db94011d3 | 661 | #define _CMU_ULFRCOCTRL_RESTRIM_MASK 0x30000UL /**< Bit mask for CMU_RESTRIM */ |
sahilmgandhi | 18:6a4db94011d3 | 662 | #define _CMU_ULFRCOCTRL_RESTRIM_DEFAULT 0x00000002UL /**< Mode DEFAULT for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 663 | #define CMU_ULFRCOCTRL_RESTRIM_DEFAULT (_CMU_ULFRCOCTRL_RESTRIM_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_ULFRCOCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 664 | |
sahilmgandhi | 18:6a4db94011d3 | 665 | /* Bit fields for CMU CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 666 | #define _CMU_CALCTRL_RESETVALUE 0x00000000UL /**< Default value for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 667 | #define _CMU_CALCTRL_MASK 0x0F0F0177UL /**< Mask for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 668 | #define _CMU_CALCTRL_UPSEL_SHIFT 0 /**< Shift value for CMU_UPSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 669 | #define _CMU_CALCTRL_UPSEL_MASK 0x7UL /**< Bit mask for CMU_UPSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 670 | #define _CMU_CALCTRL_UPSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 671 | #define _CMU_CALCTRL_UPSEL_HFXO 0x00000000UL /**< Mode HFXO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 672 | #define _CMU_CALCTRL_UPSEL_LFXO 0x00000001UL /**< Mode LFXO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 673 | #define _CMU_CALCTRL_UPSEL_HFRCO 0x00000002UL /**< Mode HFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 674 | #define _CMU_CALCTRL_UPSEL_LFRCO 0x00000003UL /**< Mode LFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 675 | #define _CMU_CALCTRL_UPSEL_AUXHFRCO 0x00000004UL /**< Mode AUXHFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 676 | #define _CMU_CALCTRL_UPSEL_PRS 0x00000005UL /**< Mode PRS for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 677 | #define CMU_CALCTRL_UPSEL_DEFAULT (_CMU_CALCTRL_UPSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 678 | #define CMU_CALCTRL_UPSEL_HFXO (_CMU_CALCTRL_UPSEL_HFXO << 0) /**< Shifted mode HFXO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 679 | #define CMU_CALCTRL_UPSEL_LFXO (_CMU_CALCTRL_UPSEL_LFXO << 0) /**< Shifted mode LFXO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 680 | #define CMU_CALCTRL_UPSEL_HFRCO (_CMU_CALCTRL_UPSEL_HFRCO << 0) /**< Shifted mode HFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 681 | #define CMU_CALCTRL_UPSEL_LFRCO (_CMU_CALCTRL_UPSEL_LFRCO << 0) /**< Shifted mode LFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 682 | #define CMU_CALCTRL_UPSEL_AUXHFRCO (_CMU_CALCTRL_UPSEL_AUXHFRCO << 0) /**< Shifted mode AUXHFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 683 | #define CMU_CALCTRL_UPSEL_PRS (_CMU_CALCTRL_UPSEL_PRS << 0) /**< Shifted mode PRS for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 684 | #define _CMU_CALCTRL_DOWNSEL_SHIFT 4 /**< Shift value for CMU_DOWNSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 685 | #define _CMU_CALCTRL_DOWNSEL_MASK 0x70UL /**< Bit mask for CMU_DOWNSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 686 | #define _CMU_CALCTRL_DOWNSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 687 | #define _CMU_CALCTRL_DOWNSEL_HFCLK 0x00000000UL /**< Mode HFCLK for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 688 | #define _CMU_CALCTRL_DOWNSEL_HFXO 0x00000001UL /**< Mode HFXO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 689 | #define _CMU_CALCTRL_DOWNSEL_LFXO 0x00000002UL /**< Mode LFXO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 690 | #define _CMU_CALCTRL_DOWNSEL_HFRCO 0x00000003UL /**< Mode HFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 691 | #define _CMU_CALCTRL_DOWNSEL_LFRCO 0x00000004UL /**< Mode LFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 692 | #define _CMU_CALCTRL_DOWNSEL_AUXHFRCO 0x00000005UL /**< Mode AUXHFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 693 | #define _CMU_CALCTRL_DOWNSEL_PRS 0x00000006UL /**< Mode PRS for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 694 | #define CMU_CALCTRL_DOWNSEL_DEFAULT (_CMU_CALCTRL_DOWNSEL_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 695 | #define CMU_CALCTRL_DOWNSEL_HFCLK (_CMU_CALCTRL_DOWNSEL_HFCLK << 4) /**< Shifted mode HFCLK for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 696 | #define CMU_CALCTRL_DOWNSEL_HFXO (_CMU_CALCTRL_DOWNSEL_HFXO << 4) /**< Shifted mode HFXO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 697 | #define CMU_CALCTRL_DOWNSEL_LFXO (_CMU_CALCTRL_DOWNSEL_LFXO << 4) /**< Shifted mode LFXO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 698 | #define CMU_CALCTRL_DOWNSEL_HFRCO (_CMU_CALCTRL_DOWNSEL_HFRCO << 4) /**< Shifted mode HFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 699 | #define CMU_CALCTRL_DOWNSEL_LFRCO (_CMU_CALCTRL_DOWNSEL_LFRCO << 4) /**< Shifted mode LFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 700 | #define CMU_CALCTRL_DOWNSEL_AUXHFRCO (_CMU_CALCTRL_DOWNSEL_AUXHFRCO << 4) /**< Shifted mode AUXHFRCO for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 701 | #define CMU_CALCTRL_DOWNSEL_PRS (_CMU_CALCTRL_DOWNSEL_PRS << 4) /**< Shifted mode PRS for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 702 | #define CMU_CALCTRL_CONT (0x1UL << 8) /**< Continuous Calibration */ |
sahilmgandhi | 18:6a4db94011d3 | 703 | #define _CMU_CALCTRL_CONT_SHIFT 8 /**< Shift value for CMU_CONT */ |
sahilmgandhi | 18:6a4db94011d3 | 704 | #define _CMU_CALCTRL_CONT_MASK 0x100UL /**< Bit mask for CMU_CONT */ |
sahilmgandhi | 18:6a4db94011d3 | 705 | #define _CMU_CALCTRL_CONT_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 706 | #define CMU_CALCTRL_CONT_DEFAULT (_CMU_CALCTRL_CONT_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 707 | #define _CMU_CALCTRL_PRSUPSEL_SHIFT 16 /**< Shift value for CMU_PRSUPSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 708 | #define _CMU_CALCTRL_PRSUPSEL_MASK 0xF0000UL /**< Bit mask for CMU_PRSUPSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 709 | #define _CMU_CALCTRL_PRSUPSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 710 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH0 0x00000000UL /**< Mode PRSCH0 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 711 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH1 0x00000001UL /**< Mode PRSCH1 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 712 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH2 0x00000002UL /**< Mode PRSCH2 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 713 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH3 0x00000003UL /**< Mode PRSCH3 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 714 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH4 0x00000004UL /**< Mode PRSCH4 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 715 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH5 0x00000005UL /**< Mode PRSCH5 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 716 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH6 0x00000006UL /**< Mode PRSCH6 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 717 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH7 0x00000007UL /**< Mode PRSCH7 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 718 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH8 0x00000008UL /**< Mode PRSCH8 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 719 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH9 0x00000009UL /**< Mode PRSCH9 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 720 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH10 0x0000000AUL /**< Mode PRSCH10 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 721 | #define _CMU_CALCTRL_PRSUPSEL_PRSCH11 0x0000000BUL /**< Mode PRSCH11 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 722 | #define CMU_CALCTRL_PRSUPSEL_DEFAULT (_CMU_CALCTRL_PRSUPSEL_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 723 | #define CMU_CALCTRL_PRSUPSEL_PRSCH0 (_CMU_CALCTRL_PRSUPSEL_PRSCH0 << 16) /**< Shifted mode PRSCH0 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 724 | #define CMU_CALCTRL_PRSUPSEL_PRSCH1 (_CMU_CALCTRL_PRSUPSEL_PRSCH1 << 16) /**< Shifted mode PRSCH1 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 725 | #define CMU_CALCTRL_PRSUPSEL_PRSCH2 (_CMU_CALCTRL_PRSUPSEL_PRSCH2 << 16) /**< Shifted mode PRSCH2 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 726 | #define CMU_CALCTRL_PRSUPSEL_PRSCH3 (_CMU_CALCTRL_PRSUPSEL_PRSCH3 << 16) /**< Shifted mode PRSCH3 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 727 | #define CMU_CALCTRL_PRSUPSEL_PRSCH4 (_CMU_CALCTRL_PRSUPSEL_PRSCH4 << 16) /**< Shifted mode PRSCH4 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 728 | #define CMU_CALCTRL_PRSUPSEL_PRSCH5 (_CMU_CALCTRL_PRSUPSEL_PRSCH5 << 16) /**< Shifted mode PRSCH5 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 729 | #define CMU_CALCTRL_PRSUPSEL_PRSCH6 (_CMU_CALCTRL_PRSUPSEL_PRSCH6 << 16) /**< Shifted mode PRSCH6 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 730 | #define CMU_CALCTRL_PRSUPSEL_PRSCH7 (_CMU_CALCTRL_PRSUPSEL_PRSCH7 << 16) /**< Shifted mode PRSCH7 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 731 | #define CMU_CALCTRL_PRSUPSEL_PRSCH8 (_CMU_CALCTRL_PRSUPSEL_PRSCH8 << 16) /**< Shifted mode PRSCH8 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 732 | #define CMU_CALCTRL_PRSUPSEL_PRSCH9 (_CMU_CALCTRL_PRSUPSEL_PRSCH9 << 16) /**< Shifted mode PRSCH9 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 733 | #define CMU_CALCTRL_PRSUPSEL_PRSCH10 (_CMU_CALCTRL_PRSUPSEL_PRSCH10 << 16) /**< Shifted mode PRSCH10 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 734 | #define CMU_CALCTRL_PRSUPSEL_PRSCH11 (_CMU_CALCTRL_PRSUPSEL_PRSCH11 << 16) /**< Shifted mode PRSCH11 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 735 | #define _CMU_CALCTRL_PRSDOWNSEL_SHIFT 24 /**< Shift value for CMU_PRSDOWNSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 736 | #define _CMU_CALCTRL_PRSDOWNSEL_MASK 0xF000000UL /**< Bit mask for CMU_PRSDOWNSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 737 | #define _CMU_CALCTRL_PRSDOWNSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 738 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH0 0x00000000UL /**< Mode PRSCH0 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 739 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH1 0x00000001UL /**< Mode PRSCH1 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 740 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH2 0x00000002UL /**< Mode PRSCH2 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 741 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH3 0x00000003UL /**< Mode PRSCH3 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 742 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH4 0x00000004UL /**< Mode PRSCH4 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 743 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH5 0x00000005UL /**< Mode PRSCH5 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 744 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH6 0x00000006UL /**< Mode PRSCH6 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 745 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH7 0x00000007UL /**< Mode PRSCH7 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 746 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH8 0x00000008UL /**< Mode PRSCH8 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 747 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH9 0x00000009UL /**< Mode PRSCH9 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 748 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH10 0x0000000AUL /**< Mode PRSCH10 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 749 | #define _CMU_CALCTRL_PRSDOWNSEL_PRSCH11 0x0000000BUL /**< Mode PRSCH11 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 750 | #define CMU_CALCTRL_PRSDOWNSEL_DEFAULT (_CMU_CALCTRL_PRSDOWNSEL_DEFAULT << 24) /**< Shifted mode DEFAULT for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 751 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH0 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH0 << 24) /**< Shifted mode PRSCH0 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 752 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH1 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH1 << 24) /**< Shifted mode PRSCH1 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 753 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH2 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH2 << 24) /**< Shifted mode PRSCH2 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 754 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH3 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH3 << 24) /**< Shifted mode PRSCH3 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 755 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH4 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH4 << 24) /**< Shifted mode PRSCH4 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 756 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH5 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH5 << 24) /**< Shifted mode PRSCH5 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 757 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH6 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH6 << 24) /**< Shifted mode PRSCH6 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 758 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH7 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH7 << 24) /**< Shifted mode PRSCH7 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 759 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH8 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH8 << 24) /**< Shifted mode PRSCH8 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 760 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH9 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH9 << 24) /**< Shifted mode PRSCH9 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 761 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH10 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH10 << 24) /**< Shifted mode PRSCH10 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 762 | #define CMU_CALCTRL_PRSDOWNSEL_PRSCH11 (_CMU_CALCTRL_PRSDOWNSEL_PRSCH11 << 24) /**< Shifted mode PRSCH11 for CMU_CALCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 763 | |
sahilmgandhi | 18:6a4db94011d3 | 764 | /* Bit fields for CMU CALCNT */ |
sahilmgandhi | 18:6a4db94011d3 | 765 | #define _CMU_CALCNT_RESETVALUE 0x00000000UL /**< Default value for CMU_CALCNT */ |
sahilmgandhi | 18:6a4db94011d3 | 766 | #define _CMU_CALCNT_MASK 0x000FFFFFUL /**< Mask for CMU_CALCNT */ |
sahilmgandhi | 18:6a4db94011d3 | 767 | #define _CMU_CALCNT_CALCNT_SHIFT 0 /**< Shift value for CMU_CALCNT */ |
sahilmgandhi | 18:6a4db94011d3 | 768 | #define _CMU_CALCNT_CALCNT_MASK 0xFFFFFUL /**< Bit mask for CMU_CALCNT */ |
sahilmgandhi | 18:6a4db94011d3 | 769 | #define _CMU_CALCNT_CALCNT_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCNT */ |
sahilmgandhi | 18:6a4db94011d3 | 770 | #define CMU_CALCNT_CALCNT_DEFAULT (_CMU_CALCNT_CALCNT_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CALCNT */ |
sahilmgandhi | 18:6a4db94011d3 | 771 | |
sahilmgandhi | 18:6a4db94011d3 | 772 | /* Bit fields for CMU OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 773 | #define _CMU_OSCENCMD_RESETVALUE 0x00000000UL /**< Default value for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 774 | #define _CMU_OSCENCMD_MASK 0x000003FFUL /**< Mask for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 775 | #define CMU_OSCENCMD_HFRCOEN (0x1UL << 0) /**< HFRCO Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 776 | #define _CMU_OSCENCMD_HFRCOEN_SHIFT 0 /**< Shift value for CMU_HFRCOEN */ |
sahilmgandhi | 18:6a4db94011d3 | 777 | #define _CMU_OSCENCMD_HFRCOEN_MASK 0x1UL /**< Bit mask for CMU_HFRCOEN */ |
sahilmgandhi | 18:6a4db94011d3 | 778 | #define _CMU_OSCENCMD_HFRCOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 779 | #define CMU_OSCENCMD_HFRCOEN_DEFAULT (_CMU_OSCENCMD_HFRCOEN_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 780 | #define CMU_OSCENCMD_HFRCODIS (0x1UL << 1) /**< HFRCO Disable */ |
sahilmgandhi | 18:6a4db94011d3 | 781 | #define _CMU_OSCENCMD_HFRCODIS_SHIFT 1 /**< Shift value for CMU_HFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 782 | #define _CMU_OSCENCMD_HFRCODIS_MASK 0x2UL /**< Bit mask for CMU_HFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 783 | #define _CMU_OSCENCMD_HFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 784 | #define CMU_OSCENCMD_HFRCODIS_DEFAULT (_CMU_OSCENCMD_HFRCODIS_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 785 | #define CMU_OSCENCMD_HFXOEN (0x1UL << 2) /**< HFXO Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 786 | #define _CMU_OSCENCMD_HFXOEN_SHIFT 2 /**< Shift value for CMU_HFXOEN */ |
sahilmgandhi | 18:6a4db94011d3 | 787 | #define _CMU_OSCENCMD_HFXOEN_MASK 0x4UL /**< Bit mask for CMU_HFXOEN */ |
sahilmgandhi | 18:6a4db94011d3 | 788 | #define _CMU_OSCENCMD_HFXOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 789 | #define CMU_OSCENCMD_HFXOEN_DEFAULT (_CMU_OSCENCMD_HFXOEN_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 790 | #define CMU_OSCENCMD_HFXODIS (0x1UL << 3) /**< HFXO Disable */ |
sahilmgandhi | 18:6a4db94011d3 | 791 | #define _CMU_OSCENCMD_HFXODIS_SHIFT 3 /**< Shift value for CMU_HFXODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 792 | #define _CMU_OSCENCMD_HFXODIS_MASK 0x8UL /**< Bit mask for CMU_HFXODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 793 | #define _CMU_OSCENCMD_HFXODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 794 | #define CMU_OSCENCMD_HFXODIS_DEFAULT (_CMU_OSCENCMD_HFXODIS_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 795 | #define CMU_OSCENCMD_AUXHFRCOEN (0x1UL << 4) /**< AUXHFRCO Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 796 | #define _CMU_OSCENCMD_AUXHFRCOEN_SHIFT 4 /**< Shift value for CMU_AUXHFRCOEN */ |
sahilmgandhi | 18:6a4db94011d3 | 797 | #define _CMU_OSCENCMD_AUXHFRCOEN_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCOEN */ |
sahilmgandhi | 18:6a4db94011d3 | 798 | #define _CMU_OSCENCMD_AUXHFRCOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 799 | #define CMU_OSCENCMD_AUXHFRCOEN_DEFAULT (_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 800 | #define CMU_OSCENCMD_AUXHFRCODIS (0x1UL << 5) /**< AUXHFRCO Disable */ |
sahilmgandhi | 18:6a4db94011d3 | 801 | #define _CMU_OSCENCMD_AUXHFRCODIS_SHIFT 5 /**< Shift value for CMU_AUXHFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 802 | #define _CMU_OSCENCMD_AUXHFRCODIS_MASK 0x20UL /**< Bit mask for CMU_AUXHFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 803 | #define _CMU_OSCENCMD_AUXHFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 804 | #define CMU_OSCENCMD_AUXHFRCODIS_DEFAULT (_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 805 | #define CMU_OSCENCMD_LFRCOEN (0x1UL << 6) /**< LFRCO Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 806 | #define _CMU_OSCENCMD_LFRCOEN_SHIFT 6 /**< Shift value for CMU_LFRCOEN */ |
sahilmgandhi | 18:6a4db94011d3 | 807 | #define _CMU_OSCENCMD_LFRCOEN_MASK 0x40UL /**< Bit mask for CMU_LFRCOEN */ |
sahilmgandhi | 18:6a4db94011d3 | 808 | #define _CMU_OSCENCMD_LFRCOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 809 | #define CMU_OSCENCMD_LFRCOEN_DEFAULT (_CMU_OSCENCMD_LFRCOEN_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 810 | #define CMU_OSCENCMD_LFRCODIS (0x1UL << 7) /**< LFRCO Disable */ |
sahilmgandhi | 18:6a4db94011d3 | 811 | #define _CMU_OSCENCMD_LFRCODIS_SHIFT 7 /**< Shift value for CMU_LFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 812 | #define _CMU_OSCENCMD_LFRCODIS_MASK 0x80UL /**< Bit mask for CMU_LFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 813 | #define _CMU_OSCENCMD_LFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 814 | #define CMU_OSCENCMD_LFRCODIS_DEFAULT (_CMU_OSCENCMD_LFRCODIS_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 815 | #define CMU_OSCENCMD_LFXOEN (0x1UL << 8) /**< LFXO Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 816 | #define _CMU_OSCENCMD_LFXOEN_SHIFT 8 /**< Shift value for CMU_LFXOEN */ |
sahilmgandhi | 18:6a4db94011d3 | 817 | #define _CMU_OSCENCMD_LFXOEN_MASK 0x100UL /**< Bit mask for CMU_LFXOEN */ |
sahilmgandhi | 18:6a4db94011d3 | 818 | #define _CMU_OSCENCMD_LFXOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 819 | #define CMU_OSCENCMD_LFXOEN_DEFAULT (_CMU_OSCENCMD_LFXOEN_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 820 | #define CMU_OSCENCMD_LFXODIS (0x1UL << 9) /**< LFXO Disable */ |
sahilmgandhi | 18:6a4db94011d3 | 821 | #define _CMU_OSCENCMD_LFXODIS_SHIFT 9 /**< Shift value for CMU_LFXODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 822 | #define _CMU_OSCENCMD_LFXODIS_MASK 0x200UL /**< Bit mask for CMU_LFXODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 823 | #define _CMU_OSCENCMD_LFXODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 824 | #define CMU_OSCENCMD_LFXODIS_DEFAULT (_CMU_OSCENCMD_LFXODIS_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_OSCENCMD */ |
sahilmgandhi | 18:6a4db94011d3 | 825 | |
sahilmgandhi | 18:6a4db94011d3 | 826 | /* Bit fields for CMU CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 827 | #define _CMU_CMD_RESETVALUE 0x00000000UL /**< Default value for CMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 828 | #define _CMU_CMD_MASK 0x00000033UL /**< Mask for CMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 829 | #define CMU_CMD_CALSTART (0x1UL << 0) /**< Calibration Start */ |
sahilmgandhi | 18:6a4db94011d3 | 830 | #define _CMU_CMD_CALSTART_SHIFT 0 /**< Shift value for CMU_CALSTART */ |
sahilmgandhi | 18:6a4db94011d3 | 831 | #define _CMU_CMD_CALSTART_MASK 0x1UL /**< Bit mask for CMU_CALSTART */ |
sahilmgandhi | 18:6a4db94011d3 | 832 | #define _CMU_CMD_CALSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 833 | #define CMU_CMD_CALSTART_DEFAULT (_CMU_CMD_CALSTART_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 834 | #define CMU_CMD_CALSTOP (0x1UL << 1) /**< Calibration Stop */ |
sahilmgandhi | 18:6a4db94011d3 | 835 | #define _CMU_CMD_CALSTOP_SHIFT 1 /**< Shift value for CMU_CALSTOP */ |
sahilmgandhi | 18:6a4db94011d3 | 836 | #define _CMU_CMD_CALSTOP_MASK 0x2UL /**< Bit mask for CMU_CALSTOP */ |
sahilmgandhi | 18:6a4db94011d3 | 837 | #define _CMU_CMD_CALSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 838 | #define CMU_CMD_CALSTOP_DEFAULT (_CMU_CMD_CALSTOP_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 839 | #define CMU_CMD_HFXOPEAKDETSTART (0x1UL << 4) /**< HFXO Peak Detection Start */ |
sahilmgandhi | 18:6a4db94011d3 | 840 | #define _CMU_CMD_HFXOPEAKDETSTART_SHIFT 4 /**< Shift value for CMU_HFXOPEAKDETSTART */ |
sahilmgandhi | 18:6a4db94011d3 | 841 | #define _CMU_CMD_HFXOPEAKDETSTART_MASK 0x10UL /**< Bit mask for CMU_HFXOPEAKDETSTART */ |
sahilmgandhi | 18:6a4db94011d3 | 842 | #define _CMU_CMD_HFXOPEAKDETSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 843 | #define CMU_CMD_HFXOPEAKDETSTART_DEFAULT (_CMU_CMD_HFXOPEAKDETSTART_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 844 | #define CMU_CMD_HFXOSHUNTOPTSTART (0x1UL << 5) /**< HFXO Shunt Current Optimization Start */ |
sahilmgandhi | 18:6a4db94011d3 | 845 | #define _CMU_CMD_HFXOSHUNTOPTSTART_SHIFT 5 /**< Shift value for CMU_HFXOSHUNTOPTSTART */ |
sahilmgandhi | 18:6a4db94011d3 | 846 | #define _CMU_CMD_HFXOSHUNTOPTSTART_MASK 0x20UL /**< Bit mask for CMU_HFXOSHUNTOPTSTART */ |
sahilmgandhi | 18:6a4db94011d3 | 847 | #define _CMU_CMD_HFXOSHUNTOPTSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 848 | #define CMU_CMD_HFXOSHUNTOPTSTART_DEFAULT (_CMU_CMD_HFXOSHUNTOPTSTART_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_CMD */ |
sahilmgandhi | 18:6a4db94011d3 | 849 | |
sahilmgandhi | 18:6a4db94011d3 | 850 | /* Bit fields for CMU DBGCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 851 | #define _CMU_DBGCLKSEL_RESETVALUE 0x00000000UL /**< Default value for CMU_DBGCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 852 | #define _CMU_DBGCLKSEL_MASK 0x00000001UL /**< Mask for CMU_DBGCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 853 | #define _CMU_DBGCLKSEL_DBG_SHIFT 0 /**< Shift value for CMU_DBG */ |
sahilmgandhi | 18:6a4db94011d3 | 854 | #define _CMU_DBGCLKSEL_DBG_MASK 0x1UL /**< Bit mask for CMU_DBG */ |
sahilmgandhi | 18:6a4db94011d3 | 855 | #define _CMU_DBGCLKSEL_DBG_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_DBGCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 856 | #define _CMU_DBGCLKSEL_DBG_AUXHFRCO 0x00000000UL /**< Mode AUXHFRCO for CMU_DBGCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 857 | #define _CMU_DBGCLKSEL_DBG_HFCLK 0x00000001UL /**< Mode HFCLK for CMU_DBGCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 858 | #define CMU_DBGCLKSEL_DBG_DEFAULT (_CMU_DBGCLKSEL_DBG_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_DBGCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 859 | #define CMU_DBGCLKSEL_DBG_AUXHFRCO (_CMU_DBGCLKSEL_DBG_AUXHFRCO << 0) /**< Shifted mode AUXHFRCO for CMU_DBGCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 860 | #define CMU_DBGCLKSEL_DBG_HFCLK (_CMU_DBGCLKSEL_DBG_HFCLK << 0) /**< Shifted mode HFCLK for CMU_DBGCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 861 | |
sahilmgandhi | 18:6a4db94011d3 | 862 | /* Bit fields for CMU HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 863 | #define _CMU_HFCLKSEL_RESETVALUE 0x00000000UL /**< Default value for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 864 | #define _CMU_HFCLKSEL_MASK 0x00000007UL /**< Mask for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 865 | #define _CMU_HFCLKSEL_HF_SHIFT 0 /**< Shift value for CMU_HF */ |
sahilmgandhi | 18:6a4db94011d3 | 866 | #define _CMU_HFCLKSEL_HF_MASK 0x7UL /**< Bit mask for CMU_HF */ |
sahilmgandhi | 18:6a4db94011d3 | 867 | #define _CMU_HFCLKSEL_HF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 868 | #define _CMU_HFCLKSEL_HF_HFRCO 0x00000001UL /**< Mode HFRCO for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 869 | #define _CMU_HFCLKSEL_HF_HFXO 0x00000002UL /**< Mode HFXO for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 870 | #define _CMU_HFCLKSEL_HF_LFRCO 0x00000003UL /**< Mode LFRCO for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 871 | #define _CMU_HFCLKSEL_HF_LFXO 0x00000004UL /**< Mode LFXO for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 872 | #define CMU_HFCLKSEL_HF_DEFAULT (_CMU_HFCLKSEL_HF_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 873 | #define CMU_HFCLKSEL_HF_HFRCO (_CMU_HFCLKSEL_HF_HFRCO << 0) /**< Shifted mode HFRCO for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 874 | #define CMU_HFCLKSEL_HF_HFXO (_CMU_HFCLKSEL_HF_HFXO << 0) /**< Shifted mode HFXO for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 875 | #define CMU_HFCLKSEL_HF_LFRCO (_CMU_HFCLKSEL_HF_LFRCO << 0) /**< Shifted mode LFRCO for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 876 | #define CMU_HFCLKSEL_HF_LFXO (_CMU_HFCLKSEL_HF_LFXO << 0) /**< Shifted mode LFXO for CMU_HFCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 877 | |
sahilmgandhi | 18:6a4db94011d3 | 878 | /* Bit fields for CMU LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 879 | #define _CMU_LFACLKSEL_RESETVALUE 0x00000000UL /**< Default value for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 880 | #define _CMU_LFACLKSEL_MASK 0x00000007UL /**< Mask for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 881 | #define _CMU_LFACLKSEL_LFA_SHIFT 0 /**< Shift value for CMU_LFA */ |
sahilmgandhi | 18:6a4db94011d3 | 882 | #define _CMU_LFACLKSEL_LFA_MASK 0x7UL /**< Bit mask for CMU_LFA */ |
sahilmgandhi | 18:6a4db94011d3 | 883 | #define _CMU_LFACLKSEL_LFA_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 884 | #define _CMU_LFACLKSEL_LFA_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 885 | #define _CMU_LFACLKSEL_LFA_LFRCO 0x00000001UL /**< Mode LFRCO for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 886 | #define _CMU_LFACLKSEL_LFA_LFXO 0x00000002UL /**< Mode LFXO for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 887 | #define _CMU_LFACLKSEL_LFA_ULFRCO 0x00000004UL /**< Mode ULFRCO for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 888 | #define CMU_LFACLKSEL_LFA_DEFAULT (_CMU_LFACLKSEL_LFA_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 889 | #define CMU_LFACLKSEL_LFA_DISABLED (_CMU_LFACLKSEL_LFA_DISABLED << 0) /**< Shifted mode DISABLED for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 890 | #define CMU_LFACLKSEL_LFA_LFRCO (_CMU_LFACLKSEL_LFA_LFRCO << 0) /**< Shifted mode LFRCO for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 891 | #define CMU_LFACLKSEL_LFA_LFXO (_CMU_LFACLKSEL_LFA_LFXO << 0) /**< Shifted mode LFXO for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 892 | #define CMU_LFACLKSEL_LFA_ULFRCO (_CMU_LFACLKSEL_LFA_ULFRCO << 0) /**< Shifted mode ULFRCO for CMU_LFACLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 893 | |
sahilmgandhi | 18:6a4db94011d3 | 894 | /* Bit fields for CMU LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 895 | #define _CMU_LFBCLKSEL_RESETVALUE 0x00000000UL /**< Default value for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 896 | #define _CMU_LFBCLKSEL_MASK 0x00000007UL /**< Mask for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 897 | #define _CMU_LFBCLKSEL_LFB_SHIFT 0 /**< Shift value for CMU_LFB */ |
sahilmgandhi | 18:6a4db94011d3 | 898 | #define _CMU_LFBCLKSEL_LFB_MASK 0x7UL /**< Bit mask for CMU_LFB */ |
sahilmgandhi | 18:6a4db94011d3 | 899 | #define _CMU_LFBCLKSEL_LFB_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 900 | #define _CMU_LFBCLKSEL_LFB_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 901 | #define _CMU_LFBCLKSEL_LFB_LFRCO 0x00000001UL /**< Mode LFRCO for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 902 | #define _CMU_LFBCLKSEL_LFB_LFXO 0x00000002UL /**< Mode LFXO for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 903 | #define _CMU_LFBCLKSEL_LFB_HFCLKLE 0x00000003UL /**< Mode HFCLKLE for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 904 | #define _CMU_LFBCLKSEL_LFB_ULFRCO 0x00000004UL /**< Mode ULFRCO for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 905 | #define CMU_LFBCLKSEL_LFB_DEFAULT (_CMU_LFBCLKSEL_LFB_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 906 | #define CMU_LFBCLKSEL_LFB_DISABLED (_CMU_LFBCLKSEL_LFB_DISABLED << 0) /**< Shifted mode DISABLED for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 907 | #define CMU_LFBCLKSEL_LFB_LFRCO (_CMU_LFBCLKSEL_LFB_LFRCO << 0) /**< Shifted mode LFRCO for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 908 | #define CMU_LFBCLKSEL_LFB_LFXO (_CMU_LFBCLKSEL_LFB_LFXO << 0) /**< Shifted mode LFXO for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 909 | #define CMU_LFBCLKSEL_LFB_HFCLKLE (_CMU_LFBCLKSEL_LFB_HFCLKLE << 0) /**< Shifted mode HFCLKLE for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 910 | #define CMU_LFBCLKSEL_LFB_ULFRCO (_CMU_LFBCLKSEL_LFB_ULFRCO << 0) /**< Shifted mode ULFRCO for CMU_LFBCLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 911 | |
sahilmgandhi | 18:6a4db94011d3 | 912 | /* Bit fields for CMU LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 913 | #define _CMU_LFECLKSEL_RESETVALUE 0x00000000UL /**< Default value for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 914 | #define _CMU_LFECLKSEL_MASK 0x00000007UL /**< Mask for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 915 | #define _CMU_LFECLKSEL_LFE_SHIFT 0 /**< Shift value for CMU_LFE */ |
sahilmgandhi | 18:6a4db94011d3 | 916 | #define _CMU_LFECLKSEL_LFE_MASK 0x7UL /**< Bit mask for CMU_LFE */ |
sahilmgandhi | 18:6a4db94011d3 | 917 | #define _CMU_LFECLKSEL_LFE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 918 | #define _CMU_LFECLKSEL_LFE_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 919 | #define _CMU_LFECLKSEL_LFE_LFRCO 0x00000001UL /**< Mode LFRCO for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 920 | #define _CMU_LFECLKSEL_LFE_LFXO 0x00000002UL /**< Mode LFXO for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 921 | #define _CMU_LFECLKSEL_LFE_ULFRCO 0x00000004UL /**< Mode ULFRCO for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 922 | #define CMU_LFECLKSEL_LFE_DEFAULT (_CMU_LFECLKSEL_LFE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 923 | #define CMU_LFECLKSEL_LFE_DISABLED (_CMU_LFECLKSEL_LFE_DISABLED << 0) /**< Shifted mode DISABLED for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 924 | #define CMU_LFECLKSEL_LFE_LFRCO (_CMU_LFECLKSEL_LFE_LFRCO << 0) /**< Shifted mode LFRCO for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 925 | #define CMU_LFECLKSEL_LFE_LFXO (_CMU_LFECLKSEL_LFE_LFXO << 0) /**< Shifted mode LFXO for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 926 | #define CMU_LFECLKSEL_LFE_ULFRCO (_CMU_LFECLKSEL_LFE_ULFRCO << 0) /**< Shifted mode ULFRCO for CMU_LFECLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 927 | |
sahilmgandhi | 18:6a4db94011d3 | 928 | /* Bit fields for CMU STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 929 | #define _CMU_STATUS_RESETVALUE 0x00010003UL /**< Default value for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 930 | #define _CMU_STATUS_MASK 0x07E103FFUL /**< Mask for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 931 | #define CMU_STATUS_HFRCOENS (0x1UL << 0) /**< HFRCO Enable Status */ |
sahilmgandhi | 18:6a4db94011d3 | 932 | #define _CMU_STATUS_HFRCOENS_SHIFT 0 /**< Shift value for CMU_HFRCOENS */ |
sahilmgandhi | 18:6a4db94011d3 | 933 | #define _CMU_STATUS_HFRCOENS_MASK 0x1UL /**< Bit mask for CMU_HFRCOENS */ |
sahilmgandhi | 18:6a4db94011d3 | 934 | #define _CMU_STATUS_HFRCOENS_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 935 | #define CMU_STATUS_HFRCOENS_DEFAULT (_CMU_STATUS_HFRCOENS_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 936 | #define CMU_STATUS_HFRCORDY (0x1UL << 1) /**< HFRCO Ready */ |
sahilmgandhi | 18:6a4db94011d3 | 937 | #define _CMU_STATUS_HFRCORDY_SHIFT 1 /**< Shift value for CMU_HFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 938 | #define _CMU_STATUS_HFRCORDY_MASK 0x2UL /**< Bit mask for CMU_HFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 939 | #define _CMU_STATUS_HFRCORDY_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 940 | #define CMU_STATUS_HFRCORDY_DEFAULT (_CMU_STATUS_HFRCORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 941 | #define CMU_STATUS_HFXOENS (0x1UL << 2) /**< HFXO Enable Status */ |
sahilmgandhi | 18:6a4db94011d3 | 942 | #define _CMU_STATUS_HFXOENS_SHIFT 2 /**< Shift value for CMU_HFXOENS */ |
sahilmgandhi | 18:6a4db94011d3 | 943 | #define _CMU_STATUS_HFXOENS_MASK 0x4UL /**< Bit mask for CMU_HFXOENS */ |
sahilmgandhi | 18:6a4db94011d3 | 944 | #define _CMU_STATUS_HFXOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 945 | #define CMU_STATUS_HFXOENS_DEFAULT (_CMU_STATUS_HFXOENS_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 946 | #define CMU_STATUS_HFXORDY (0x1UL << 3) /**< HFXO Ready */ |
sahilmgandhi | 18:6a4db94011d3 | 947 | #define _CMU_STATUS_HFXORDY_SHIFT 3 /**< Shift value for CMU_HFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 948 | #define _CMU_STATUS_HFXORDY_MASK 0x8UL /**< Bit mask for CMU_HFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 949 | #define _CMU_STATUS_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 950 | #define CMU_STATUS_HFXORDY_DEFAULT (_CMU_STATUS_HFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 951 | #define CMU_STATUS_AUXHFRCOENS (0x1UL << 4) /**< AUXHFRCO Enable Status */ |
sahilmgandhi | 18:6a4db94011d3 | 952 | #define _CMU_STATUS_AUXHFRCOENS_SHIFT 4 /**< Shift value for CMU_AUXHFRCOENS */ |
sahilmgandhi | 18:6a4db94011d3 | 953 | #define _CMU_STATUS_AUXHFRCOENS_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCOENS */ |
sahilmgandhi | 18:6a4db94011d3 | 954 | #define _CMU_STATUS_AUXHFRCOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 955 | #define CMU_STATUS_AUXHFRCOENS_DEFAULT (_CMU_STATUS_AUXHFRCOENS_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 956 | #define CMU_STATUS_AUXHFRCORDY (0x1UL << 5) /**< AUXHFRCO Ready */ |
sahilmgandhi | 18:6a4db94011d3 | 957 | #define _CMU_STATUS_AUXHFRCORDY_SHIFT 5 /**< Shift value for CMU_AUXHFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 958 | #define _CMU_STATUS_AUXHFRCORDY_MASK 0x20UL /**< Bit mask for CMU_AUXHFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 959 | #define _CMU_STATUS_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 960 | #define CMU_STATUS_AUXHFRCORDY_DEFAULT (_CMU_STATUS_AUXHFRCORDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 961 | #define CMU_STATUS_LFRCOENS (0x1UL << 6) /**< LFRCO Enable Status */ |
sahilmgandhi | 18:6a4db94011d3 | 962 | #define _CMU_STATUS_LFRCOENS_SHIFT 6 /**< Shift value for CMU_LFRCOENS */ |
sahilmgandhi | 18:6a4db94011d3 | 963 | #define _CMU_STATUS_LFRCOENS_MASK 0x40UL /**< Bit mask for CMU_LFRCOENS */ |
sahilmgandhi | 18:6a4db94011d3 | 964 | #define _CMU_STATUS_LFRCOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 965 | #define CMU_STATUS_LFRCOENS_DEFAULT (_CMU_STATUS_LFRCOENS_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 966 | #define CMU_STATUS_LFRCORDY (0x1UL << 7) /**< LFRCO Ready */ |
sahilmgandhi | 18:6a4db94011d3 | 967 | #define _CMU_STATUS_LFRCORDY_SHIFT 7 /**< Shift value for CMU_LFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 968 | #define _CMU_STATUS_LFRCORDY_MASK 0x80UL /**< Bit mask for CMU_LFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 969 | #define _CMU_STATUS_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 970 | #define CMU_STATUS_LFRCORDY_DEFAULT (_CMU_STATUS_LFRCORDY_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 971 | #define CMU_STATUS_LFXOENS (0x1UL << 8) /**< LFXO Enable Status */ |
sahilmgandhi | 18:6a4db94011d3 | 972 | #define _CMU_STATUS_LFXOENS_SHIFT 8 /**< Shift value for CMU_LFXOENS */ |
sahilmgandhi | 18:6a4db94011d3 | 973 | #define _CMU_STATUS_LFXOENS_MASK 0x100UL /**< Bit mask for CMU_LFXOENS */ |
sahilmgandhi | 18:6a4db94011d3 | 974 | #define _CMU_STATUS_LFXOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 975 | #define CMU_STATUS_LFXOENS_DEFAULT (_CMU_STATUS_LFXOENS_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 976 | #define CMU_STATUS_LFXORDY (0x1UL << 9) /**< LFXO Ready */ |
sahilmgandhi | 18:6a4db94011d3 | 977 | #define _CMU_STATUS_LFXORDY_SHIFT 9 /**< Shift value for CMU_LFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 978 | #define _CMU_STATUS_LFXORDY_MASK 0x200UL /**< Bit mask for CMU_LFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 979 | #define _CMU_STATUS_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 980 | #define CMU_STATUS_LFXORDY_DEFAULT (_CMU_STATUS_LFXORDY_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 981 | #define CMU_STATUS_CALRDY (0x1UL << 16) /**< Calibration Ready */ |
sahilmgandhi | 18:6a4db94011d3 | 982 | #define _CMU_STATUS_CALRDY_SHIFT 16 /**< Shift value for CMU_CALRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 983 | #define _CMU_STATUS_CALRDY_MASK 0x10000UL /**< Bit mask for CMU_CALRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 984 | #define _CMU_STATUS_CALRDY_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 985 | #define CMU_STATUS_CALRDY_DEFAULT (_CMU_STATUS_CALRDY_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 986 | #define CMU_STATUS_HFXOREQ (0x1UL << 21) /**< HFXO is Required by Hardware (e.g. RAC) */ |
sahilmgandhi | 18:6a4db94011d3 | 987 | #define _CMU_STATUS_HFXOREQ_SHIFT 21 /**< Shift value for CMU_HFXOREQ */ |
sahilmgandhi | 18:6a4db94011d3 | 988 | #define _CMU_STATUS_HFXOREQ_MASK 0x200000UL /**< Bit mask for CMU_HFXOREQ */ |
sahilmgandhi | 18:6a4db94011d3 | 989 | #define _CMU_STATUS_HFXOREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 990 | #define CMU_STATUS_HFXOREQ_DEFAULT (_CMU_STATUS_HFXOREQ_DEFAULT << 21) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 991 | #define CMU_STATUS_HFXOPEAKDETRDY (0x1UL << 22) /**< HFXO Peak Detection Ready */ |
sahilmgandhi | 18:6a4db94011d3 | 992 | #define _CMU_STATUS_HFXOPEAKDETRDY_SHIFT 22 /**< Shift value for CMU_HFXOPEAKDETRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 993 | #define _CMU_STATUS_HFXOPEAKDETRDY_MASK 0x400000UL /**< Bit mask for CMU_HFXOPEAKDETRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 994 | #define _CMU_STATUS_HFXOPEAKDETRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 995 | #define CMU_STATUS_HFXOPEAKDETRDY_DEFAULT (_CMU_STATUS_HFXOPEAKDETRDY_DEFAULT << 22) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 996 | #define CMU_STATUS_HFXOSHUNTOPTRDY (0x1UL << 23) /**< HFXO Shunt Current Optimization ready */ |
sahilmgandhi | 18:6a4db94011d3 | 997 | #define _CMU_STATUS_HFXOSHUNTOPTRDY_SHIFT 23 /**< Shift value for CMU_HFXOSHUNTOPTRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 998 | #define _CMU_STATUS_HFXOSHUNTOPTRDY_MASK 0x800000UL /**< Bit mask for CMU_HFXOSHUNTOPTRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 999 | #define _CMU_STATUS_HFXOSHUNTOPTRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1000 | #define CMU_STATUS_HFXOSHUNTOPTRDY_DEFAULT (_CMU_STATUS_HFXOSHUNTOPTRDY_DEFAULT << 23) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1001 | #define CMU_STATUS_HFXOAMPHIGH (0x1UL << 24) /**< HFXO oscillation amplitude is too high */ |
sahilmgandhi | 18:6a4db94011d3 | 1002 | #define _CMU_STATUS_HFXOAMPHIGH_SHIFT 24 /**< Shift value for CMU_HFXOAMPHIGH */ |
sahilmgandhi | 18:6a4db94011d3 | 1003 | #define _CMU_STATUS_HFXOAMPHIGH_MASK 0x1000000UL /**< Bit mask for CMU_HFXOAMPHIGH */ |
sahilmgandhi | 18:6a4db94011d3 | 1004 | #define _CMU_STATUS_HFXOAMPHIGH_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1005 | #define CMU_STATUS_HFXOAMPHIGH_DEFAULT (_CMU_STATUS_HFXOAMPHIGH_DEFAULT << 24) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1006 | #define CMU_STATUS_HFXOAMPLOW (0x1UL << 25) /**< HFXO amplitude tuning value too low */ |
sahilmgandhi | 18:6a4db94011d3 | 1007 | #define _CMU_STATUS_HFXOAMPLOW_SHIFT 25 /**< Shift value for CMU_HFXOAMPLOW */ |
sahilmgandhi | 18:6a4db94011d3 | 1008 | #define _CMU_STATUS_HFXOAMPLOW_MASK 0x2000000UL /**< Bit mask for CMU_HFXOAMPLOW */ |
sahilmgandhi | 18:6a4db94011d3 | 1009 | #define _CMU_STATUS_HFXOAMPLOW_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1010 | #define CMU_STATUS_HFXOAMPLOW_DEFAULT (_CMU_STATUS_HFXOAMPLOW_DEFAULT << 25) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1011 | #define CMU_STATUS_HFXOREGILOW (0x1UL << 26) /**< HFXO regulator shunt current too low */ |
sahilmgandhi | 18:6a4db94011d3 | 1012 | #define _CMU_STATUS_HFXOREGILOW_SHIFT 26 /**< Shift value for CMU_HFXOREGILOW */ |
sahilmgandhi | 18:6a4db94011d3 | 1013 | #define _CMU_STATUS_HFXOREGILOW_MASK 0x4000000UL /**< Bit mask for CMU_HFXOREGILOW */ |
sahilmgandhi | 18:6a4db94011d3 | 1014 | #define _CMU_STATUS_HFXOREGILOW_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1015 | #define CMU_STATUS_HFXOREGILOW_DEFAULT (_CMU_STATUS_HFXOREGILOW_DEFAULT << 26) /**< Shifted mode DEFAULT for CMU_STATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1016 | |
sahilmgandhi | 18:6a4db94011d3 | 1017 | /* Bit fields for CMU HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1018 | #define _CMU_HFCLKSTATUS_RESETVALUE 0x00000001UL /**< Default value for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1019 | #define _CMU_HFCLKSTATUS_MASK 0x00000007UL /**< Mask for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1020 | #define _CMU_HFCLKSTATUS_SELECTED_SHIFT 0 /**< Shift value for CMU_SELECTED */ |
sahilmgandhi | 18:6a4db94011d3 | 1021 | #define _CMU_HFCLKSTATUS_SELECTED_MASK 0x7UL /**< Bit mask for CMU_SELECTED */ |
sahilmgandhi | 18:6a4db94011d3 | 1022 | #define _CMU_HFCLKSTATUS_SELECTED_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1023 | #define _CMU_HFCLKSTATUS_SELECTED_HFRCO 0x00000001UL /**< Mode HFRCO for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1024 | #define _CMU_HFCLKSTATUS_SELECTED_HFXO 0x00000002UL /**< Mode HFXO for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1025 | #define _CMU_HFCLKSTATUS_SELECTED_LFRCO 0x00000003UL /**< Mode LFRCO for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1026 | #define _CMU_HFCLKSTATUS_SELECTED_LFXO 0x00000004UL /**< Mode LFXO for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1027 | #define CMU_HFCLKSTATUS_SELECTED_DEFAULT (_CMU_HFCLKSTATUS_SELECTED_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1028 | #define CMU_HFCLKSTATUS_SELECTED_HFRCO (_CMU_HFCLKSTATUS_SELECTED_HFRCO << 0) /**< Shifted mode HFRCO for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1029 | #define CMU_HFCLKSTATUS_SELECTED_HFXO (_CMU_HFCLKSTATUS_SELECTED_HFXO << 0) /**< Shifted mode HFXO for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1030 | #define CMU_HFCLKSTATUS_SELECTED_LFRCO (_CMU_HFCLKSTATUS_SELECTED_LFRCO << 0) /**< Shifted mode LFRCO for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1031 | #define CMU_HFCLKSTATUS_SELECTED_LFXO (_CMU_HFCLKSTATUS_SELECTED_LFXO << 0) /**< Shifted mode LFXO for CMU_HFCLKSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1032 | |
sahilmgandhi | 18:6a4db94011d3 | 1033 | /* Bit fields for CMU HFXOTRIMSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1034 | #define _CMU_HFXOTRIMSTATUS_RESETVALUE 0x00000500UL /**< Default value for CMU_HFXOTRIMSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1035 | #define _CMU_HFXOTRIMSTATUS_MASK 0x000007FFUL /**< Mask for CMU_HFXOTRIMSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1036 | #define _CMU_HFXOTRIMSTATUS_IBTRIMXOCORE_SHIFT 0 /**< Shift value for CMU_IBTRIMXOCORE */ |
sahilmgandhi | 18:6a4db94011d3 | 1037 | #define _CMU_HFXOTRIMSTATUS_IBTRIMXOCORE_MASK 0x7FUL /**< Bit mask for CMU_IBTRIMXOCORE */ |
sahilmgandhi | 18:6a4db94011d3 | 1038 | #define _CMU_HFXOTRIMSTATUS_IBTRIMXOCORE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFXOTRIMSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1039 | #define CMU_HFXOTRIMSTATUS_IBTRIMXOCORE_DEFAULT (_CMU_HFXOTRIMSTATUS_IBTRIMXOCORE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFXOTRIMSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1040 | #define _CMU_HFXOTRIMSTATUS_REGISH_SHIFT 7 /**< Shift value for CMU_REGISH */ |
sahilmgandhi | 18:6a4db94011d3 | 1041 | #define _CMU_HFXOTRIMSTATUS_REGISH_MASK 0x780UL /**< Bit mask for CMU_REGISH */ |
sahilmgandhi | 18:6a4db94011d3 | 1042 | #define _CMU_HFXOTRIMSTATUS_REGISH_DEFAULT 0x0000000AUL /**< Mode DEFAULT for CMU_HFXOTRIMSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1043 | #define CMU_HFXOTRIMSTATUS_REGISH_DEFAULT (_CMU_HFXOTRIMSTATUS_REGISH_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_HFXOTRIMSTATUS */ |
sahilmgandhi | 18:6a4db94011d3 | 1044 | |
sahilmgandhi | 18:6a4db94011d3 | 1045 | /* Bit fields for CMU IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1046 | #define _CMU_IF_RESETVALUE 0x00000001UL /**< Default value for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1047 | #define _CMU_IF_MASK 0x80007F7FUL /**< Mask for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1048 | #define CMU_IF_HFRCORDY (0x1UL << 0) /**< HFRCO Ready Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1049 | #define _CMU_IF_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1050 | #define _CMU_IF_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1051 | #define _CMU_IF_HFRCORDY_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1052 | #define CMU_IF_HFRCORDY_DEFAULT (_CMU_IF_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1053 | #define CMU_IF_HFXORDY (0x1UL << 1) /**< HFXO Ready Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1054 | #define _CMU_IF_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1055 | #define _CMU_IF_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1056 | #define _CMU_IF_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1057 | #define CMU_IF_HFXORDY_DEFAULT (_CMU_IF_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1058 | #define CMU_IF_LFRCORDY (0x1UL << 2) /**< LFRCO Ready Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1059 | #define _CMU_IF_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1060 | #define _CMU_IF_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1061 | #define _CMU_IF_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1062 | #define CMU_IF_LFRCORDY_DEFAULT (_CMU_IF_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1063 | #define CMU_IF_LFXORDY (0x1UL << 3) /**< LFXO Ready Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1064 | #define _CMU_IF_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1065 | #define _CMU_IF_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1066 | #define _CMU_IF_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1067 | #define CMU_IF_LFXORDY_DEFAULT (_CMU_IF_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1068 | #define CMU_IF_AUXHFRCORDY (0x1UL << 4) /**< AUXHFRCO Ready Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1069 | #define _CMU_IF_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1070 | #define _CMU_IF_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1071 | #define _CMU_IF_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1072 | #define CMU_IF_AUXHFRCORDY_DEFAULT (_CMU_IF_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1073 | #define CMU_IF_CALRDY (0x1UL << 5) /**< Calibration Ready Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1074 | #define _CMU_IF_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1075 | #define _CMU_IF_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1076 | #define _CMU_IF_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1077 | #define CMU_IF_CALRDY_DEFAULT (_CMU_IF_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1078 | #define CMU_IF_CALOF (0x1UL << 6) /**< Calibration Overflow Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1079 | #define _CMU_IF_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */ |
sahilmgandhi | 18:6a4db94011d3 | 1080 | #define _CMU_IF_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */ |
sahilmgandhi | 18:6a4db94011d3 | 1081 | #define _CMU_IF_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1082 | #define CMU_IF_CALOF_DEFAULT (_CMU_IF_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1083 | #define CMU_IF_HFXODISERR (0x1UL << 8) /**< HFXO Disable Error Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1084 | #define _CMU_IF_HFXODISERR_SHIFT 8 /**< Shift value for CMU_HFXODISERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1085 | #define _CMU_IF_HFXODISERR_MASK 0x100UL /**< Bit mask for CMU_HFXODISERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1086 | #define _CMU_IF_HFXODISERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1087 | #define CMU_IF_HFXODISERR_DEFAULT (_CMU_IF_HFXODISERR_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1088 | #define CMU_IF_HFXOAUTOSW (0x1UL << 9) /**< HFXO Automatic Switch Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1089 | #define _CMU_IF_HFXOAUTOSW_SHIFT 9 /**< Shift value for CMU_HFXOAUTOSW */ |
sahilmgandhi | 18:6a4db94011d3 | 1090 | #define _CMU_IF_HFXOAUTOSW_MASK 0x200UL /**< Bit mask for CMU_HFXOAUTOSW */ |
sahilmgandhi | 18:6a4db94011d3 | 1091 | #define _CMU_IF_HFXOAUTOSW_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1092 | #define CMU_IF_HFXOAUTOSW_DEFAULT (_CMU_IF_HFXOAUTOSW_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1093 | #define CMU_IF_HFXOPEAKDETERR (0x1UL << 10) /**< HFXO Automatic Peak Detection Error Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1094 | #define _CMU_IF_HFXOPEAKDETERR_SHIFT 10 /**< Shift value for CMU_HFXOPEAKDETERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1095 | #define _CMU_IF_HFXOPEAKDETERR_MASK 0x400UL /**< Bit mask for CMU_HFXOPEAKDETERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1096 | #define _CMU_IF_HFXOPEAKDETERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1097 | #define CMU_IF_HFXOPEAKDETERR_DEFAULT (_CMU_IF_HFXOPEAKDETERR_DEFAULT << 10) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1098 | #define CMU_IF_HFXOPEAKDETRDY (0x1UL << 11) /**< HFXO Automatic Peak Detection Ready Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1099 | #define _CMU_IF_HFXOPEAKDETRDY_SHIFT 11 /**< Shift value for CMU_HFXOPEAKDETRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1100 | #define _CMU_IF_HFXOPEAKDETRDY_MASK 0x800UL /**< Bit mask for CMU_HFXOPEAKDETRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1101 | #define _CMU_IF_HFXOPEAKDETRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1102 | #define CMU_IF_HFXOPEAKDETRDY_DEFAULT (_CMU_IF_HFXOPEAKDETRDY_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1103 | #define CMU_IF_HFXOSHUNTOPTRDY (0x1UL << 12) /**< HFXO Automatic Shunt Current Optimization Ready Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1104 | #define _CMU_IF_HFXOSHUNTOPTRDY_SHIFT 12 /**< Shift value for CMU_HFXOSHUNTOPTRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1105 | #define _CMU_IF_HFXOSHUNTOPTRDY_MASK 0x1000UL /**< Bit mask for CMU_HFXOSHUNTOPTRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1106 | #define _CMU_IF_HFXOSHUNTOPTRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1107 | #define CMU_IF_HFXOSHUNTOPTRDY_DEFAULT (_CMU_IF_HFXOSHUNTOPTRDY_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1108 | #define CMU_IF_HFRCODIS (0x1UL << 13) /**< HFRCO Disable Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1109 | #define _CMU_IF_HFRCODIS_SHIFT 13 /**< Shift value for CMU_HFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 1110 | #define _CMU_IF_HFRCODIS_MASK 0x2000UL /**< Bit mask for CMU_HFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 1111 | #define _CMU_IF_HFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1112 | #define CMU_IF_HFRCODIS_DEFAULT (_CMU_IF_HFRCODIS_DEFAULT << 13) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1113 | #define CMU_IF_LFTIMEOUTERR (0x1UL << 14) /**< Low Frequency Timeout Error Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1114 | #define _CMU_IF_LFTIMEOUTERR_SHIFT 14 /**< Shift value for CMU_LFTIMEOUTERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1115 | #define _CMU_IF_LFTIMEOUTERR_MASK 0x4000UL /**< Bit mask for CMU_LFTIMEOUTERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1116 | #define _CMU_IF_LFTIMEOUTERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1117 | #define CMU_IF_LFTIMEOUTERR_DEFAULT (_CMU_IF_LFTIMEOUTERR_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1118 | #define CMU_IF_CMUERR (0x1UL << 31) /**< CMU Error Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1119 | #define _CMU_IF_CMUERR_SHIFT 31 /**< Shift value for CMU_CMUERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1120 | #define _CMU_IF_CMUERR_MASK 0x80000000UL /**< Bit mask for CMU_CMUERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1121 | #define _CMU_IF_CMUERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1122 | #define CMU_IF_CMUERR_DEFAULT (_CMU_IF_CMUERR_DEFAULT << 31) /**< Shifted mode DEFAULT for CMU_IF */ |
sahilmgandhi | 18:6a4db94011d3 | 1123 | |
sahilmgandhi | 18:6a4db94011d3 | 1124 | /* Bit fields for CMU IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1125 | #define _CMU_IFS_RESETVALUE 0x00000000UL /**< Default value for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1126 | #define _CMU_IFS_MASK 0x80007F7FUL /**< Mask for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1127 | #define CMU_IFS_HFRCORDY (0x1UL << 0) /**< Set HFRCORDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1128 | #define _CMU_IFS_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1129 | #define _CMU_IFS_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1130 | #define _CMU_IFS_HFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1131 | #define CMU_IFS_HFRCORDY_DEFAULT (_CMU_IFS_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1132 | #define CMU_IFS_HFXORDY (0x1UL << 1) /**< Set HFXORDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1133 | #define _CMU_IFS_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1134 | #define _CMU_IFS_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1135 | #define _CMU_IFS_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1136 | #define CMU_IFS_HFXORDY_DEFAULT (_CMU_IFS_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1137 | #define CMU_IFS_LFRCORDY (0x1UL << 2) /**< Set LFRCORDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1138 | #define _CMU_IFS_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1139 | #define _CMU_IFS_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1140 | #define _CMU_IFS_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1141 | #define CMU_IFS_LFRCORDY_DEFAULT (_CMU_IFS_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1142 | #define CMU_IFS_LFXORDY (0x1UL << 3) /**< Set LFXORDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1143 | #define _CMU_IFS_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1144 | #define _CMU_IFS_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1145 | #define _CMU_IFS_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1146 | #define CMU_IFS_LFXORDY_DEFAULT (_CMU_IFS_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1147 | #define CMU_IFS_AUXHFRCORDY (0x1UL << 4) /**< Set AUXHFRCORDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1148 | #define _CMU_IFS_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1149 | #define _CMU_IFS_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1150 | #define _CMU_IFS_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1151 | #define CMU_IFS_AUXHFRCORDY_DEFAULT (_CMU_IFS_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1152 | #define CMU_IFS_CALRDY (0x1UL << 5) /**< Set CALRDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1153 | #define _CMU_IFS_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1154 | #define _CMU_IFS_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1155 | #define _CMU_IFS_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1156 | #define CMU_IFS_CALRDY_DEFAULT (_CMU_IFS_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1157 | #define CMU_IFS_CALOF (0x1UL << 6) /**< Set CALOF Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1158 | #define _CMU_IFS_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */ |
sahilmgandhi | 18:6a4db94011d3 | 1159 | #define _CMU_IFS_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */ |
sahilmgandhi | 18:6a4db94011d3 | 1160 | #define _CMU_IFS_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1161 | #define CMU_IFS_CALOF_DEFAULT (_CMU_IFS_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1162 | #define CMU_IFS_HFXODISERR (0x1UL << 8) /**< Set HFXODISERR Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1163 | #define _CMU_IFS_HFXODISERR_SHIFT 8 /**< Shift value for CMU_HFXODISERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1164 | #define _CMU_IFS_HFXODISERR_MASK 0x100UL /**< Bit mask for CMU_HFXODISERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1165 | #define _CMU_IFS_HFXODISERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1166 | #define CMU_IFS_HFXODISERR_DEFAULT (_CMU_IFS_HFXODISERR_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1167 | #define CMU_IFS_HFXOAUTOSW (0x1UL << 9) /**< Set HFXOAUTOSW Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1168 | #define _CMU_IFS_HFXOAUTOSW_SHIFT 9 /**< Shift value for CMU_HFXOAUTOSW */ |
sahilmgandhi | 18:6a4db94011d3 | 1169 | #define _CMU_IFS_HFXOAUTOSW_MASK 0x200UL /**< Bit mask for CMU_HFXOAUTOSW */ |
sahilmgandhi | 18:6a4db94011d3 | 1170 | #define _CMU_IFS_HFXOAUTOSW_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1171 | #define CMU_IFS_HFXOAUTOSW_DEFAULT (_CMU_IFS_HFXOAUTOSW_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1172 | #define CMU_IFS_HFXOPEAKDETERR (0x1UL << 10) /**< Set HFXOPEAKDETERR Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1173 | #define _CMU_IFS_HFXOPEAKDETERR_SHIFT 10 /**< Shift value for CMU_HFXOPEAKDETERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1174 | #define _CMU_IFS_HFXOPEAKDETERR_MASK 0x400UL /**< Bit mask for CMU_HFXOPEAKDETERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1175 | #define _CMU_IFS_HFXOPEAKDETERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1176 | #define CMU_IFS_HFXOPEAKDETERR_DEFAULT (_CMU_IFS_HFXOPEAKDETERR_DEFAULT << 10) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1177 | #define CMU_IFS_HFXOPEAKDETRDY (0x1UL << 11) /**< Set HFXOPEAKDETRDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1178 | #define _CMU_IFS_HFXOPEAKDETRDY_SHIFT 11 /**< Shift value for CMU_HFXOPEAKDETRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1179 | #define _CMU_IFS_HFXOPEAKDETRDY_MASK 0x800UL /**< Bit mask for CMU_HFXOPEAKDETRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1180 | #define _CMU_IFS_HFXOPEAKDETRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1181 | #define CMU_IFS_HFXOPEAKDETRDY_DEFAULT (_CMU_IFS_HFXOPEAKDETRDY_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1182 | #define CMU_IFS_HFXOSHUNTOPTRDY (0x1UL << 12) /**< Set HFXOSHUNTOPTRDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1183 | #define _CMU_IFS_HFXOSHUNTOPTRDY_SHIFT 12 /**< Shift value for CMU_HFXOSHUNTOPTRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1184 | #define _CMU_IFS_HFXOSHUNTOPTRDY_MASK 0x1000UL /**< Bit mask for CMU_HFXOSHUNTOPTRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1185 | #define _CMU_IFS_HFXOSHUNTOPTRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1186 | #define CMU_IFS_HFXOSHUNTOPTRDY_DEFAULT (_CMU_IFS_HFXOSHUNTOPTRDY_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1187 | #define CMU_IFS_HFRCODIS (0x1UL << 13) /**< Set HFRCODIS Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1188 | #define _CMU_IFS_HFRCODIS_SHIFT 13 /**< Shift value for CMU_HFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 1189 | #define _CMU_IFS_HFRCODIS_MASK 0x2000UL /**< Bit mask for CMU_HFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 1190 | #define _CMU_IFS_HFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1191 | #define CMU_IFS_HFRCODIS_DEFAULT (_CMU_IFS_HFRCODIS_DEFAULT << 13) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1192 | #define CMU_IFS_LFTIMEOUTERR (0x1UL << 14) /**< Set LFTIMEOUTERR Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1193 | #define _CMU_IFS_LFTIMEOUTERR_SHIFT 14 /**< Shift value for CMU_LFTIMEOUTERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1194 | #define _CMU_IFS_LFTIMEOUTERR_MASK 0x4000UL /**< Bit mask for CMU_LFTIMEOUTERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1195 | #define _CMU_IFS_LFTIMEOUTERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1196 | #define CMU_IFS_LFTIMEOUTERR_DEFAULT (_CMU_IFS_LFTIMEOUTERR_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1197 | #define CMU_IFS_CMUERR (0x1UL << 31) /**< Set CMUERR Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1198 | #define _CMU_IFS_CMUERR_SHIFT 31 /**< Shift value for CMU_CMUERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1199 | #define _CMU_IFS_CMUERR_MASK 0x80000000UL /**< Bit mask for CMU_CMUERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1200 | #define _CMU_IFS_CMUERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1201 | #define CMU_IFS_CMUERR_DEFAULT (_CMU_IFS_CMUERR_DEFAULT << 31) /**< Shifted mode DEFAULT for CMU_IFS */ |
sahilmgandhi | 18:6a4db94011d3 | 1202 | |
sahilmgandhi | 18:6a4db94011d3 | 1203 | /* Bit fields for CMU IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1204 | #define _CMU_IFC_RESETVALUE 0x00000000UL /**< Default value for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1205 | #define _CMU_IFC_MASK 0x80007F7FUL /**< Mask for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1206 | #define CMU_IFC_HFRCORDY (0x1UL << 0) /**< Clear HFRCORDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1207 | #define _CMU_IFC_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1208 | #define _CMU_IFC_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1209 | #define _CMU_IFC_HFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1210 | #define CMU_IFC_HFRCORDY_DEFAULT (_CMU_IFC_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1211 | #define CMU_IFC_HFXORDY (0x1UL << 1) /**< Clear HFXORDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1212 | #define _CMU_IFC_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1213 | #define _CMU_IFC_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1214 | #define _CMU_IFC_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1215 | #define CMU_IFC_HFXORDY_DEFAULT (_CMU_IFC_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1216 | #define CMU_IFC_LFRCORDY (0x1UL << 2) /**< Clear LFRCORDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1217 | #define _CMU_IFC_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1218 | #define _CMU_IFC_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1219 | #define _CMU_IFC_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1220 | #define CMU_IFC_LFRCORDY_DEFAULT (_CMU_IFC_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1221 | #define CMU_IFC_LFXORDY (0x1UL << 3) /**< Clear LFXORDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1222 | #define _CMU_IFC_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1223 | #define _CMU_IFC_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1224 | #define _CMU_IFC_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1225 | #define CMU_IFC_LFXORDY_DEFAULT (_CMU_IFC_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1226 | #define CMU_IFC_AUXHFRCORDY (0x1UL << 4) /**< Clear AUXHFRCORDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1227 | #define _CMU_IFC_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1228 | #define _CMU_IFC_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1229 | #define _CMU_IFC_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1230 | #define CMU_IFC_AUXHFRCORDY_DEFAULT (_CMU_IFC_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1231 | #define CMU_IFC_CALRDY (0x1UL << 5) /**< Clear CALRDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1232 | #define _CMU_IFC_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1233 | #define _CMU_IFC_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1234 | #define _CMU_IFC_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1235 | #define CMU_IFC_CALRDY_DEFAULT (_CMU_IFC_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1236 | #define CMU_IFC_CALOF (0x1UL << 6) /**< Clear CALOF Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1237 | #define _CMU_IFC_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */ |
sahilmgandhi | 18:6a4db94011d3 | 1238 | #define _CMU_IFC_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */ |
sahilmgandhi | 18:6a4db94011d3 | 1239 | #define _CMU_IFC_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1240 | #define CMU_IFC_CALOF_DEFAULT (_CMU_IFC_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1241 | #define CMU_IFC_HFXODISERR (0x1UL << 8) /**< Clear HFXODISERR Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1242 | #define _CMU_IFC_HFXODISERR_SHIFT 8 /**< Shift value for CMU_HFXODISERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1243 | #define _CMU_IFC_HFXODISERR_MASK 0x100UL /**< Bit mask for CMU_HFXODISERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1244 | #define _CMU_IFC_HFXODISERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1245 | #define CMU_IFC_HFXODISERR_DEFAULT (_CMU_IFC_HFXODISERR_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1246 | #define CMU_IFC_HFXOAUTOSW (0x1UL << 9) /**< Clear HFXOAUTOSW Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1247 | #define _CMU_IFC_HFXOAUTOSW_SHIFT 9 /**< Shift value for CMU_HFXOAUTOSW */ |
sahilmgandhi | 18:6a4db94011d3 | 1248 | #define _CMU_IFC_HFXOAUTOSW_MASK 0x200UL /**< Bit mask for CMU_HFXOAUTOSW */ |
sahilmgandhi | 18:6a4db94011d3 | 1249 | #define _CMU_IFC_HFXOAUTOSW_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1250 | #define CMU_IFC_HFXOAUTOSW_DEFAULT (_CMU_IFC_HFXOAUTOSW_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1251 | #define CMU_IFC_HFXOPEAKDETERR (0x1UL << 10) /**< Clear HFXOPEAKDETERR Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1252 | #define _CMU_IFC_HFXOPEAKDETERR_SHIFT 10 /**< Shift value for CMU_HFXOPEAKDETERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1253 | #define _CMU_IFC_HFXOPEAKDETERR_MASK 0x400UL /**< Bit mask for CMU_HFXOPEAKDETERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1254 | #define _CMU_IFC_HFXOPEAKDETERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1255 | #define CMU_IFC_HFXOPEAKDETERR_DEFAULT (_CMU_IFC_HFXOPEAKDETERR_DEFAULT << 10) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1256 | #define CMU_IFC_HFXOPEAKDETRDY (0x1UL << 11) /**< Clear HFXOPEAKDETRDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1257 | #define _CMU_IFC_HFXOPEAKDETRDY_SHIFT 11 /**< Shift value for CMU_HFXOPEAKDETRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1258 | #define _CMU_IFC_HFXOPEAKDETRDY_MASK 0x800UL /**< Bit mask for CMU_HFXOPEAKDETRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1259 | #define _CMU_IFC_HFXOPEAKDETRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1260 | #define CMU_IFC_HFXOPEAKDETRDY_DEFAULT (_CMU_IFC_HFXOPEAKDETRDY_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1261 | #define CMU_IFC_HFXOSHUNTOPTRDY (0x1UL << 12) /**< Clear HFXOSHUNTOPTRDY Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1262 | #define _CMU_IFC_HFXOSHUNTOPTRDY_SHIFT 12 /**< Shift value for CMU_HFXOSHUNTOPTRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1263 | #define _CMU_IFC_HFXOSHUNTOPTRDY_MASK 0x1000UL /**< Bit mask for CMU_HFXOSHUNTOPTRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1264 | #define _CMU_IFC_HFXOSHUNTOPTRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1265 | #define CMU_IFC_HFXOSHUNTOPTRDY_DEFAULT (_CMU_IFC_HFXOSHUNTOPTRDY_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1266 | #define CMU_IFC_HFRCODIS (0x1UL << 13) /**< Clear HFRCODIS Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1267 | #define _CMU_IFC_HFRCODIS_SHIFT 13 /**< Shift value for CMU_HFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 1268 | #define _CMU_IFC_HFRCODIS_MASK 0x2000UL /**< Bit mask for CMU_HFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 1269 | #define _CMU_IFC_HFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1270 | #define CMU_IFC_HFRCODIS_DEFAULT (_CMU_IFC_HFRCODIS_DEFAULT << 13) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1271 | #define CMU_IFC_LFTIMEOUTERR (0x1UL << 14) /**< Clear LFTIMEOUTERR Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1272 | #define _CMU_IFC_LFTIMEOUTERR_SHIFT 14 /**< Shift value for CMU_LFTIMEOUTERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1273 | #define _CMU_IFC_LFTIMEOUTERR_MASK 0x4000UL /**< Bit mask for CMU_LFTIMEOUTERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1274 | #define _CMU_IFC_LFTIMEOUTERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1275 | #define CMU_IFC_LFTIMEOUTERR_DEFAULT (_CMU_IFC_LFTIMEOUTERR_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1276 | #define CMU_IFC_CMUERR (0x1UL << 31) /**< Clear CMUERR Interrupt Flag */ |
sahilmgandhi | 18:6a4db94011d3 | 1277 | #define _CMU_IFC_CMUERR_SHIFT 31 /**< Shift value for CMU_CMUERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1278 | #define _CMU_IFC_CMUERR_MASK 0x80000000UL /**< Bit mask for CMU_CMUERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1279 | #define _CMU_IFC_CMUERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1280 | #define CMU_IFC_CMUERR_DEFAULT (_CMU_IFC_CMUERR_DEFAULT << 31) /**< Shifted mode DEFAULT for CMU_IFC */ |
sahilmgandhi | 18:6a4db94011d3 | 1281 | |
sahilmgandhi | 18:6a4db94011d3 | 1282 | /* Bit fields for CMU IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1283 | #define _CMU_IEN_RESETVALUE 0x00000000UL /**< Default value for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1284 | #define _CMU_IEN_MASK 0x80007F7FUL /**< Mask for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1285 | #define CMU_IEN_HFRCORDY (0x1UL << 0) /**< HFRCORDY Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1286 | #define _CMU_IEN_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1287 | #define _CMU_IEN_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1288 | #define _CMU_IEN_HFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1289 | #define CMU_IEN_HFRCORDY_DEFAULT (_CMU_IEN_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1290 | #define CMU_IEN_HFXORDY (0x1UL << 1) /**< HFXORDY Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1291 | #define _CMU_IEN_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1292 | #define _CMU_IEN_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1293 | #define _CMU_IEN_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1294 | #define CMU_IEN_HFXORDY_DEFAULT (_CMU_IEN_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1295 | #define CMU_IEN_LFRCORDY (0x1UL << 2) /**< LFRCORDY Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1296 | #define _CMU_IEN_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1297 | #define _CMU_IEN_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1298 | #define _CMU_IEN_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1299 | #define CMU_IEN_LFRCORDY_DEFAULT (_CMU_IEN_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1300 | #define CMU_IEN_LFXORDY (0x1UL << 3) /**< LFXORDY Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1301 | #define _CMU_IEN_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1302 | #define _CMU_IEN_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1303 | #define _CMU_IEN_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1304 | #define CMU_IEN_LFXORDY_DEFAULT (_CMU_IEN_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1305 | #define CMU_IEN_AUXHFRCORDY (0x1UL << 4) /**< AUXHFRCORDY Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1306 | #define _CMU_IEN_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1307 | #define _CMU_IEN_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1308 | #define _CMU_IEN_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1309 | #define CMU_IEN_AUXHFRCORDY_DEFAULT (_CMU_IEN_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1310 | #define CMU_IEN_CALRDY (0x1UL << 5) /**< CALRDY Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1311 | #define _CMU_IEN_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1312 | #define _CMU_IEN_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1313 | #define _CMU_IEN_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1314 | #define CMU_IEN_CALRDY_DEFAULT (_CMU_IEN_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1315 | #define CMU_IEN_CALOF (0x1UL << 6) /**< CALOF Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1316 | #define _CMU_IEN_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */ |
sahilmgandhi | 18:6a4db94011d3 | 1317 | #define _CMU_IEN_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */ |
sahilmgandhi | 18:6a4db94011d3 | 1318 | #define _CMU_IEN_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1319 | #define CMU_IEN_CALOF_DEFAULT (_CMU_IEN_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1320 | #define CMU_IEN_HFXODISERR (0x1UL << 8) /**< HFXODISERR Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1321 | #define _CMU_IEN_HFXODISERR_SHIFT 8 /**< Shift value for CMU_HFXODISERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1322 | #define _CMU_IEN_HFXODISERR_MASK 0x100UL /**< Bit mask for CMU_HFXODISERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1323 | #define _CMU_IEN_HFXODISERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1324 | #define CMU_IEN_HFXODISERR_DEFAULT (_CMU_IEN_HFXODISERR_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1325 | #define CMU_IEN_HFXOAUTOSW (0x1UL << 9) /**< HFXOAUTOSW Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1326 | #define _CMU_IEN_HFXOAUTOSW_SHIFT 9 /**< Shift value for CMU_HFXOAUTOSW */ |
sahilmgandhi | 18:6a4db94011d3 | 1327 | #define _CMU_IEN_HFXOAUTOSW_MASK 0x200UL /**< Bit mask for CMU_HFXOAUTOSW */ |
sahilmgandhi | 18:6a4db94011d3 | 1328 | #define _CMU_IEN_HFXOAUTOSW_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1329 | #define CMU_IEN_HFXOAUTOSW_DEFAULT (_CMU_IEN_HFXOAUTOSW_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1330 | #define CMU_IEN_HFXOPEAKDETERR (0x1UL << 10) /**< HFXOPEAKDETERR Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1331 | #define _CMU_IEN_HFXOPEAKDETERR_SHIFT 10 /**< Shift value for CMU_HFXOPEAKDETERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1332 | #define _CMU_IEN_HFXOPEAKDETERR_MASK 0x400UL /**< Bit mask for CMU_HFXOPEAKDETERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1333 | #define _CMU_IEN_HFXOPEAKDETERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1334 | #define CMU_IEN_HFXOPEAKDETERR_DEFAULT (_CMU_IEN_HFXOPEAKDETERR_DEFAULT << 10) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1335 | #define CMU_IEN_HFXOPEAKDETRDY (0x1UL << 11) /**< HFXOPEAKDETRDY Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1336 | #define _CMU_IEN_HFXOPEAKDETRDY_SHIFT 11 /**< Shift value for CMU_HFXOPEAKDETRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1337 | #define _CMU_IEN_HFXOPEAKDETRDY_MASK 0x800UL /**< Bit mask for CMU_HFXOPEAKDETRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1338 | #define _CMU_IEN_HFXOPEAKDETRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1339 | #define CMU_IEN_HFXOPEAKDETRDY_DEFAULT (_CMU_IEN_HFXOPEAKDETRDY_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1340 | #define CMU_IEN_HFXOSHUNTOPTRDY (0x1UL << 12) /**< HFXOSHUNTOPTRDY Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1341 | #define _CMU_IEN_HFXOSHUNTOPTRDY_SHIFT 12 /**< Shift value for CMU_HFXOSHUNTOPTRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1342 | #define _CMU_IEN_HFXOSHUNTOPTRDY_MASK 0x1000UL /**< Bit mask for CMU_HFXOSHUNTOPTRDY */ |
sahilmgandhi | 18:6a4db94011d3 | 1343 | #define _CMU_IEN_HFXOSHUNTOPTRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1344 | #define CMU_IEN_HFXOSHUNTOPTRDY_DEFAULT (_CMU_IEN_HFXOSHUNTOPTRDY_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1345 | #define CMU_IEN_HFRCODIS (0x1UL << 13) /**< HFRCODIS Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1346 | #define _CMU_IEN_HFRCODIS_SHIFT 13 /**< Shift value for CMU_HFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 1347 | #define _CMU_IEN_HFRCODIS_MASK 0x2000UL /**< Bit mask for CMU_HFRCODIS */ |
sahilmgandhi | 18:6a4db94011d3 | 1348 | #define _CMU_IEN_HFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1349 | #define CMU_IEN_HFRCODIS_DEFAULT (_CMU_IEN_HFRCODIS_DEFAULT << 13) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1350 | #define CMU_IEN_LFTIMEOUTERR (0x1UL << 14) /**< LFTIMEOUTERR Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1351 | #define _CMU_IEN_LFTIMEOUTERR_SHIFT 14 /**< Shift value for CMU_LFTIMEOUTERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1352 | #define _CMU_IEN_LFTIMEOUTERR_MASK 0x4000UL /**< Bit mask for CMU_LFTIMEOUTERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1353 | #define _CMU_IEN_LFTIMEOUTERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1354 | #define CMU_IEN_LFTIMEOUTERR_DEFAULT (_CMU_IEN_LFTIMEOUTERR_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1355 | #define CMU_IEN_CMUERR (0x1UL << 31) /**< CMUERR Interrupt Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1356 | #define _CMU_IEN_CMUERR_SHIFT 31 /**< Shift value for CMU_CMUERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1357 | #define _CMU_IEN_CMUERR_MASK 0x80000000UL /**< Bit mask for CMU_CMUERR */ |
sahilmgandhi | 18:6a4db94011d3 | 1358 | #define _CMU_IEN_CMUERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1359 | #define CMU_IEN_CMUERR_DEFAULT (_CMU_IEN_CMUERR_DEFAULT << 31) /**< Shifted mode DEFAULT for CMU_IEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1360 | |
sahilmgandhi | 18:6a4db94011d3 | 1361 | /* Bit fields for CMU HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1362 | #define _CMU_HFBUSCLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1363 | #define _CMU_HFBUSCLKEN0_MASK 0x0000003FUL /**< Mask for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1364 | #define CMU_HFBUSCLKEN0_LE (0x1UL << 0) /**< Low Energy Peripheral Interface Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1365 | #define _CMU_HFBUSCLKEN0_LE_SHIFT 0 /**< Shift value for CMU_LE */ |
sahilmgandhi | 18:6a4db94011d3 | 1366 | #define _CMU_HFBUSCLKEN0_LE_MASK 0x1UL /**< Bit mask for CMU_LE */ |
sahilmgandhi | 18:6a4db94011d3 | 1367 | #define _CMU_HFBUSCLKEN0_LE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1368 | #define CMU_HFBUSCLKEN0_LE_DEFAULT (_CMU_HFBUSCLKEN0_LE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1369 | #define CMU_HFBUSCLKEN0_CRYPTO (0x1UL << 1) /**< Advanced Encryption Standard Accelerator Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1370 | #define _CMU_HFBUSCLKEN0_CRYPTO_SHIFT 1 /**< Shift value for CMU_CRYPTO */ |
sahilmgandhi | 18:6a4db94011d3 | 1371 | #define _CMU_HFBUSCLKEN0_CRYPTO_MASK 0x2UL /**< Bit mask for CMU_CRYPTO */ |
sahilmgandhi | 18:6a4db94011d3 | 1372 | #define _CMU_HFBUSCLKEN0_CRYPTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1373 | #define CMU_HFBUSCLKEN0_CRYPTO_DEFAULT (_CMU_HFBUSCLKEN0_CRYPTO_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1374 | #define CMU_HFBUSCLKEN0_GPIO (0x1UL << 2) /**< General purpose Input/Output Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1375 | #define _CMU_HFBUSCLKEN0_GPIO_SHIFT 2 /**< Shift value for CMU_GPIO */ |
sahilmgandhi | 18:6a4db94011d3 | 1376 | #define _CMU_HFBUSCLKEN0_GPIO_MASK 0x4UL /**< Bit mask for CMU_GPIO */ |
sahilmgandhi | 18:6a4db94011d3 | 1377 | #define _CMU_HFBUSCLKEN0_GPIO_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1378 | #define CMU_HFBUSCLKEN0_GPIO_DEFAULT (_CMU_HFBUSCLKEN0_GPIO_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1379 | #define CMU_HFBUSCLKEN0_PRS (0x1UL << 3) /**< Peripheral Reflex System Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1380 | #define _CMU_HFBUSCLKEN0_PRS_SHIFT 3 /**< Shift value for CMU_PRS */ |
sahilmgandhi | 18:6a4db94011d3 | 1381 | #define _CMU_HFBUSCLKEN0_PRS_MASK 0x8UL /**< Bit mask for CMU_PRS */ |
sahilmgandhi | 18:6a4db94011d3 | 1382 | #define _CMU_HFBUSCLKEN0_PRS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1383 | #define CMU_HFBUSCLKEN0_PRS_DEFAULT (_CMU_HFBUSCLKEN0_PRS_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1384 | #define CMU_HFBUSCLKEN0_LDMA (0x1UL << 4) /**< Linked Direct Memory Access Controller Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1385 | #define _CMU_HFBUSCLKEN0_LDMA_SHIFT 4 /**< Shift value for CMU_LDMA */ |
sahilmgandhi | 18:6a4db94011d3 | 1386 | #define _CMU_HFBUSCLKEN0_LDMA_MASK 0x10UL /**< Bit mask for CMU_LDMA */ |
sahilmgandhi | 18:6a4db94011d3 | 1387 | #define _CMU_HFBUSCLKEN0_LDMA_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1388 | #define CMU_HFBUSCLKEN0_LDMA_DEFAULT (_CMU_HFBUSCLKEN0_LDMA_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1389 | #define CMU_HFBUSCLKEN0_GPCRC (0x1UL << 5) /**< General Purpose CRC Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1390 | #define _CMU_HFBUSCLKEN0_GPCRC_SHIFT 5 /**< Shift value for CMU_GPCRC */ |
sahilmgandhi | 18:6a4db94011d3 | 1391 | #define _CMU_HFBUSCLKEN0_GPCRC_MASK 0x20UL /**< Bit mask for CMU_GPCRC */ |
sahilmgandhi | 18:6a4db94011d3 | 1392 | #define _CMU_HFBUSCLKEN0_GPCRC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1393 | #define CMU_HFBUSCLKEN0_GPCRC_DEFAULT (_CMU_HFBUSCLKEN0_GPCRC_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_HFBUSCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1394 | |
sahilmgandhi | 18:6a4db94011d3 | 1395 | /* Bit fields for CMU HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1396 | #define _CMU_HFPERCLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1397 | #define _CMU_HFPERCLKEN0_MASK 0x000003FFUL /**< Mask for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1398 | #define CMU_HFPERCLKEN0_TIMER0 (0x1UL << 0) /**< Timer 0 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1399 | #define _CMU_HFPERCLKEN0_TIMER0_SHIFT 0 /**< Shift value for CMU_TIMER0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1400 | #define _CMU_HFPERCLKEN0_TIMER0_MASK 0x1UL /**< Bit mask for CMU_TIMER0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1401 | #define _CMU_HFPERCLKEN0_TIMER0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1402 | #define CMU_HFPERCLKEN0_TIMER0_DEFAULT (_CMU_HFPERCLKEN0_TIMER0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1403 | #define CMU_HFPERCLKEN0_TIMER1 (0x1UL << 1) /**< Timer 1 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1404 | #define _CMU_HFPERCLKEN0_TIMER1_SHIFT 1 /**< Shift value for CMU_TIMER1 */ |
sahilmgandhi | 18:6a4db94011d3 | 1405 | #define _CMU_HFPERCLKEN0_TIMER1_MASK 0x2UL /**< Bit mask for CMU_TIMER1 */ |
sahilmgandhi | 18:6a4db94011d3 | 1406 | #define _CMU_HFPERCLKEN0_TIMER1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1407 | #define CMU_HFPERCLKEN0_TIMER1_DEFAULT (_CMU_HFPERCLKEN0_TIMER1_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1408 | #define CMU_HFPERCLKEN0_USART0 (0x1UL << 2) /**< Universal Synchronous/Asynchronous Receiver/Transmitter 0 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1409 | #define _CMU_HFPERCLKEN0_USART0_SHIFT 2 /**< Shift value for CMU_USART0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1410 | #define _CMU_HFPERCLKEN0_USART0_MASK 0x4UL /**< Bit mask for CMU_USART0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1411 | #define _CMU_HFPERCLKEN0_USART0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1412 | #define CMU_HFPERCLKEN0_USART0_DEFAULT (_CMU_HFPERCLKEN0_USART0_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1413 | #define CMU_HFPERCLKEN0_USART1 (0x1UL << 3) /**< Universal Synchronous/Asynchronous Receiver/Transmitter 1 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1414 | #define _CMU_HFPERCLKEN0_USART1_SHIFT 3 /**< Shift value for CMU_USART1 */ |
sahilmgandhi | 18:6a4db94011d3 | 1415 | #define _CMU_HFPERCLKEN0_USART1_MASK 0x8UL /**< Bit mask for CMU_USART1 */ |
sahilmgandhi | 18:6a4db94011d3 | 1416 | #define _CMU_HFPERCLKEN0_USART1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1417 | #define CMU_HFPERCLKEN0_USART1_DEFAULT (_CMU_HFPERCLKEN0_USART1_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1418 | #define CMU_HFPERCLKEN0_ACMP0 (0x1UL << 4) /**< Analog Comparator 0 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1419 | #define _CMU_HFPERCLKEN0_ACMP0_SHIFT 4 /**< Shift value for CMU_ACMP0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1420 | #define _CMU_HFPERCLKEN0_ACMP0_MASK 0x10UL /**< Bit mask for CMU_ACMP0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1421 | #define _CMU_HFPERCLKEN0_ACMP0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1422 | #define CMU_HFPERCLKEN0_ACMP0_DEFAULT (_CMU_HFPERCLKEN0_ACMP0_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1423 | #define CMU_HFPERCLKEN0_ACMP1 (0x1UL << 5) /**< Analog Comparator 1 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1424 | #define _CMU_HFPERCLKEN0_ACMP1_SHIFT 5 /**< Shift value for CMU_ACMP1 */ |
sahilmgandhi | 18:6a4db94011d3 | 1425 | #define _CMU_HFPERCLKEN0_ACMP1_MASK 0x20UL /**< Bit mask for CMU_ACMP1 */ |
sahilmgandhi | 18:6a4db94011d3 | 1426 | #define _CMU_HFPERCLKEN0_ACMP1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1427 | #define CMU_HFPERCLKEN0_ACMP1_DEFAULT (_CMU_HFPERCLKEN0_ACMP1_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1428 | #define CMU_HFPERCLKEN0_CRYOTIMER (0x1UL << 6) /**< CryoTimer Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1429 | #define _CMU_HFPERCLKEN0_CRYOTIMER_SHIFT 6 /**< Shift value for CMU_CRYOTIMER */ |
sahilmgandhi | 18:6a4db94011d3 | 1430 | #define _CMU_HFPERCLKEN0_CRYOTIMER_MASK 0x40UL /**< Bit mask for CMU_CRYOTIMER */ |
sahilmgandhi | 18:6a4db94011d3 | 1431 | #define _CMU_HFPERCLKEN0_CRYOTIMER_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1432 | #define CMU_HFPERCLKEN0_CRYOTIMER_DEFAULT (_CMU_HFPERCLKEN0_CRYOTIMER_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1433 | #define CMU_HFPERCLKEN0_I2C0 (0x1UL << 7) /**< I2C 0 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1434 | #define _CMU_HFPERCLKEN0_I2C0_SHIFT 7 /**< Shift value for CMU_I2C0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1435 | #define _CMU_HFPERCLKEN0_I2C0_MASK 0x80UL /**< Bit mask for CMU_I2C0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1436 | #define _CMU_HFPERCLKEN0_I2C0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1437 | #define CMU_HFPERCLKEN0_I2C0_DEFAULT (_CMU_HFPERCLKEN0_I2C0_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1438 | #define CMU_HFPERCLKEN0_ADC0 (0x1UL << 8) /**< Analog to Digital Converter 0 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1439 | #define _CMU_HFPERCLKEN0_ADC0_SHIFT 8 /**< Shift value for CMU_ADC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1440 | #define _CMU_HFPERCLKEN0_ADC0_MASK 0x100UL /**< Bit mask for CMU_ADC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1441 | #define _CMU_HFPERCLKEN0_ADC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1442 | #define CMU_HFPERCLKEN0_ADC0_DEFAULT (_CMU_HFPERCLKEN0_ADC0_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1443 | #define CMU_HFPERCLKEN0_IDAC0 (0x1UL << 9) /**< Current Digital to Analog Converter 0 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1444 | #define _CMU_HFPERCLKEN0_IDAC0_SHIFT 9 /**< Shift value for CMU_IDAC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1445 | #define _CMU_HFPERCLKEN0_IDAC0_MASK 0x200UL /**< Bit mask for CMU_IDAC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1446 | #define _CMU_HFPERCLKEN0_IDAC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1447 | #define CMU_HFPERCLKEN0_IDAC0_DEFAULT (_CMU_HFPERCLKEN0_IDAC0_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1448 | |
sahilmgandhi | 18:6a4db94011d3 | 1449 | /* Bit fields for CMU LFACLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1450 | #define _CMU_LFACLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFACLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1451 | #define _CMU_LFACLKEN0_MASK 0x00000001UL /**< Mask for CMU_LFACLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1452 | #define CMU_LFACLKEN0_LETIMER0 (0x1UL << 0) /**< Low Energy Timer 0 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1453 | #define _CMU_LFACLKEN0_LETIMER0_SHIFT 0 /**< Shift value for CMU_LETIMER0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1454 | #define _CMU_LFACLKEN0_LETIMER0_MASK 0x1UL /**< Bit mask for CMU_LETIMER0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1455 | #define _CMU_LFACLKEN0_LETIMER0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFACLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1456 | #define CMU_LFACLKEN0_LETIMER0_DEFAULT (_CMU_LFACLKEN0_LETIMER0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFACLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1457 | |
sahilmgandhi | 18:6a4db94011d3 | 1458 | /* Bit fields for CMU LFBCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1459 | #define _CMU_LFBCLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFBCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1460 | #define _CMU_LFBCLKEN0_MASK 0x00000001UL /**< Mask for CMU_LFBCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1461 | #define CMU_LFBCLKEN0_LEUART0 (0x1UL << 0) /**< Low Energy UART 0 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1462 | #define _CMU_LFBCLKEN0_LEUART0_SHIFT 0 /**< Shift value for CMU_LEUART0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1463 | #define _CMU_LFBCLKEN0_LEUART0_MASK 0x1UL /**< Bit mask for CMU_LEUART0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1464 | #define _CMU_LFBCLKEN0_LEUART0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFBCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1465 | #define CMU_LFBCLKEN0_LEUART0_DEFAULT (_CMU_LFBCLKEN0_LEUART0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFBCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1466 | |
sahilmgandhi | 18:6a4db94011d3 | 1467 | /* Bit fields for CMU LFECLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1468 | #define _CMU_LFECLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFECLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1469 | #define _CMU_LFECLKEN0_MASK 0x00000001UL /**< Mask for CMU_LFECLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1470 | #define CMU_LFECLKEN0_RTCC (0x1UL << 0) /**< Real-Time Counter and Calendar Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1471 | #define _CMU_LFECLKEN0_RTCC_SHIFT 0 /**< Shift value for CMU_RTCC */ |
sahilmgandhi | 18:6a4db94011d3 | 1472 | #define _CMU_LFECLKEN0_RTCC_MASK 0x1UL /**< Bit mask for CMU_RTCC */ |
sahilmgandhi | 18:6a4db94011d3 | 1473 | #define _CMU_LFECLKEN0_RTCC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFECLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1474 | #define CMU_LFECLKEN0_RTCC_DEFAULT (_CMU_LFECLKEN0_RTCC_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFECLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1475 | |
sahilmgandhi | 18:6a4db94011d3 | 1476 | /* Bit fields for CMU HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1477 | #define _CMU_HFPRESC_RESETVALUE 0x00000000UL /**< Default value for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1478 | #define _CMU_HFPRESC_MASK 0x01001F00UL /**< Mask for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1479 | #define _CMU_HFPRESC_PRESC_SHIFT 8 /**< Shift value for CMU_PRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1480 | #define _CMU_HFPRESC_PRESC_MASK 0x1F00UL /**< Bit mask for CMU_PRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1481 | #define _CMU_HFPRESC_PRESC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1482 | #define _CMU_HFPRESC_PRESC_NODIVISION 0x00000000UL /**< Mode NODIVISION for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1483 | #define CMU_HFPRESC_PRESC_DEFAULT (_CMU_HFPRESC_PRESC_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1484 | #define CMU_HFPRESC_PRESC_NODIVISION (_CMU_HFPRESC_PRESC_NODIVISION << 8) /**< Shifted mode NODIVISION for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1485 | #define _CMU_HFPRESC_HFCLKLEPRESC_SHIFT 24 /**< Shift value for CMU_HFCLKLEPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1486 | #define _CMU_HFPRESC_HFCLKLEPRESC_MASK 0x1000000UL /**< Bit mask for CMU_HFCLKLEPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1487 | #define _CMU_HFPRESC_HFCLKLEPRESC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1488 | #define _CMU_HFPRESC_HFCLKLEPRESC_DIV2 0x00000000UL /**< Mode DIV2 for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1489 | #define _CMU_HFPRESC_HFCLKLEPRESC_DIV4 0x00000001UL /**< Mode DIV4 for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1490 | #define CMU_HFPRESC_HFCLKLEPRESC_DEFAULT (_CMU_HFPRESC_HFCLKLEPRESC_DEFAULT << 24) /**< Shifted mode DEFAULT for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1491 | #define CMU_HFPRESC_HFCLKLEPRESC_DIV2 (_CMU_HFPRESC_HFCLKLEPRESC_DIV2 << 24) /**< Shifted mode DIV2 for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1492 | #define CMU_HFPRESC_HFCLKLEPRESC_DIV4 (_CMU_HFPRESC_HFCLKLEPRESC_DIV4 << 24) /**< Shifted mode DIV4 for CMU_HFPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1493 | |
sahilmgandhi | 18:6a4db94011d3 | 1494 | /* Bit fields for CMU HFCOREPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1495 | #define _CMU_HFCOREPRESC_RESETVALUE 0x00000000UL /**< Default value for CMU_HFCOREPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1496 | #define _CMU_HFCOREPRESC_MASK 0x0001FF00UL /**< Mask for CMU_HFCOREPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1497 | #define _CMU_HFCOREPRESC_PRESC_SHIFT 8 /**< Shift value for CMU_PRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1498 | #define _CMU_HFCOREPRESC_PRESC_MASK 0x1FF00UL /**< Bit mask for CMU_PRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1499 | #define _CMU_HFCOREPRESC_PRESC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCOREPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1500 | #define _CMU_HFCOREPRESC_PRESC_NODIVISION 0x00000000UL /**< Mode NODIVISION for CMU_HFCOREPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1501 | #define CMU_HFCOREPRESC_PRESC_DEFAULT (_CMU_HFCOREPRESC_PRESC_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFCOREPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1502 | #define CMU_HFCOREPRESC_PRESC_NODIVISION (_CMU_HFCOREPRESC_PRESC_NODIVISION << 8) /**< Shifted mode NODIVISION for CMU_HFCOREPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1503 | |
sahilmgandhi | 18:6a4db94011d3 | 1504 | /* Bit fields for CMU HFPERPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1505 | #define _CMU_HFPERPRESC_RESETVALUE 0x00000000UL /**< Default value for CMU_HFPERPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1506 | #define _CMU_HFPERPRESC_MASK 0x0001FF00UL /**< Mask for CMU_HFPERPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1507 | #define _CMU_HFPERPRESC_PRESC_SHIFT 8 /**< Shift value for CMU_PRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1508 | #define _CMU_HFPERPRESC_PRESC_MASK 0x1FF00UL /**< Bit mask for CMU_PRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1509 | #define _CMU_HFPERPRESC_PRESC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1510 | #define _CMU_HFPERPRESC_PRESC_NODIVISION 0x00000000UL /**< Mode NODIVISION for CMU_HFPERPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1511 | #define CMU_HFPERPRESC_PRESC_DEFAULT (_CMU_HFPERPRESC_PRESC_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFPERPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1512 | #define CMU_HFPERPRESC_PRESC_NODIVISION (_CMU_HFPERPRESC_PRESC_NODIVISION << 8) /**< Shifted mode NODIVISION for CMU_HFPERPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1513 | |
sahilmgandhi | 18:6a4db94011d3 | 1514 | /* Bit fields for CMU HFEXPPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1515 | #define _CMU_HFEXPPRESC_RESETVALUE 0x00000000UL /**< Default value for CMU_HFEXPPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1516 | #define _CMU_HFEXPPRESC_MASK 0x00001F00UL /**< Mask for CMU_HFEXPPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1517 | #define _CMU_HFEXPPRESC_PRESC_SHIFT 8 /**< Shift value for CMU_PRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1518 | #define _CMU_HFEXPPRESC_PRESC_MASK 0x1F00UL /**< Bit mask for CMU_PRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1519 | #define _CMU_HFEXPPRESC_PRESC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFEXPPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1520 | #define _CMU_HFEXPPRESC_PRESC_NODIVISION 0x00000000UL /**< Mode NODIVISION for CMU_HFEXPPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1521 | #define CMU_HFEXPPRESC_PRESC_DEFAULT (_CMU_HFEXPPRESC_PRESC_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFEXPPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1522 | #define CMU_HFEXPPRESC_PRESC_NODIVISION (_CMU_HFEXPPRESC_PRESC_NODIVISION << 8) /**< Shifted mode NODIVISION for CMU_HFEXPPRESC */ |
sahilmgandhi | 18:6a4db94011d3 | 1523 | |
sahilmgandhi | 18:6a4db94011d3 | 1524 | /* Bit fields for CMU LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1525 | #define _CMU_LFAPRESC0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1526 | #define _CMU_LFAPRESC0_MASK 0x0000000FUL /**< Mask for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1527 | #define _CMU_LFAPRESC0_LETIMER0_SHIFT 0 /**< Shift value for CMU_LETIMER0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1528 | #define _CMU_LFAPRESC0_LETIMER0_MASK 0xFUL /**< Bit mask for CMU_LETIMER0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1529 | #define _CMU_LFAPRESC0_LETIMER0_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1530 | #define _CMU_LFAPRESC0_LETIMER0_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1531 | #define _CMU_LFAPRESC0_LETIMER0_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1532 | #define _CMU_LFAPRESC0_LETIMER0_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1533 | #define _CMU_LFAPRESC0_LETIMER0_DIV16 0x00000004UL /**< Mode DIV16 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1534 | #define _CMU_LFAPRESC0_LETIMER0_DIV32 0x00000005UL /**< Mode DIV32 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1535 | #define _CMU_LFAPRESC0_LETIMER0_DIV64 0x00000006UL /**< Mode DIV64 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1536 | #define _CMU_LFAPRESC0_LETIMER0_DIV128 0x00000007UL /**< Mode DIV128 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1537 | #define _CMU_LFAPRESC0_LETIMER0_DIV256 0x00000008UL /**< Mode DIV256 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1538 | #define _CMU_LFAPRESC0_LETIMER0_DIV512 0x00000009UL /**< Mode DIV512 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1539 | #define _CMU_LFAPRESC0_LETIMER0_DIV1024 0x0000000AUL /**< Mode DIV1024 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1540 | #define _CMU_LFAPRESC0_LETIMER0_DIV2048 0x0000000BUL /**< Mode DIV2048 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1541 | #define _CMU_LFAPRESC0_LETIMER0_DIV4096 0x0000000CUL /**< Mode DIV4096 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1542 | #define _CMU_LFAPRESC0_LETIMER0_DIV8192 0x0000000DUL /**< Mode DIV8192 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1543 | #define _CMU_LFAPRESC0_LETIMER0_DIV16384 0x0000000EUL /**< Mode DIV16384 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1544 | #define _CMU_LFAPRESC0_LETIMER0_DIV32768 0x0000000FUL /**< Mode DIV32768 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1545 | #define CMU_LFAPRESC0_LETIMER0_DIV1 (_CMU_LFAPRESC0_LETIMER0_DIV1 << 0) /**< Shifted mode DIV1 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1546 | #define CMU_LFAPRESC0_LETIMER0_DIV2 (_CMU_LFAPRESC0_LETIMER0_DIV2 << 0) /**< Shifted mode DIV2 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1547 | #define CMU_LFAPRESC0_LETIMER0_DIV4 (_CMU_LFAPRESC0_LETIMER0_DIV4 << 0) /**< Shifted mode DIV4 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1548 | #define CMU_LFAPRESC0_LETIMER0_DIV8 (_CMU_LFAPRESC0_LETIMER0_DIV8 << 0) /**< Shifted mode DIV8 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1549 | #define CMU_LFAPRESC0_LETIMER0_DIV16 (_CMU_LFAPRESC0_LETIMER0_DIV16 << 0) /**< Shifted mode DIV16 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1550 | #define CMU_LFAPRESC0_LETIMER0_DIV32 (_CMU_LFAPRESC0_LETIMER0_DIV32 << 0) /**< Shifted mode DIV32 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1551 | #define CMU_LFAPRESC0_LETIMER0_DIV64 (_CMU_LFAPRESC0_LETIMER0_DIV64 << 0) /**< Shifted mode DIV64 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1552 | #define CMU_LFAPRESC0_LETIMER0_DIV128 (_CMU_LFAPRESC0_LETIMER0_DIV128 << 0) /**< Shifted mode DIV128 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1553 | #define CMU_LFAPRESC0_LETIMER0_DIV256 (_CMU_LFAPRESC0_LETIMER0_DIV256 << 0) /**< Shifted mode DIV256 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1554 | #define CMU_LFAPRESC0_LETIMER0_DIV512 (_CMU_LFAPRESC0_LETIMER0_DIV512 << 0) /**< Shifted mode DIV512 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1555 | #define CMU_LFAPRESC0_LETIMER0_DIV1024 (_CMU_LFAPRESC0_LETIMER0_DIV1024 << 0) /**< Shifted mode DIV1024 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1556 | #define CMU_LFAPRESC0_LETIMER0_DIV2048 (_CMU_LFAPRESC0_LETIMER0_DIV2048 << 0) /**< Shifted mode DIV2048 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1557 | #define CMU_LFAPRESC0_LETIMER0_DIV4096 (_CMU_LFAPRESC0_LETIMER0_DIV4096 << 0) /**< Shifted mode DIV4096 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1558 | #define CMU_LFAPRESC0_LETIMER0_DIV8192 (_CMU_LFAPRESC0_LETIMER0_DIV8192 << 0) /**< Shifted mode DIV8192 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1559 | #define CMU_LFAPRESC0_LETIMER0_DIV16384 (_CMU_LFAPRESC0_LETIMER0_DIV16384 << 0) /**< Shifted mode DIV16384 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1560 | #define CMU_LFAPRESC0_LETIMER0_DIV32768 (_CMU_LFAPRESC0_LETIMER0_DIV32768 << 0) /**< Shifted mode DIV32768 for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1561 | |
sahilmgandhi | 18:6a4db94011d3 | 1562 | /* Bit fields for CMU LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1563 | #define _CMU_LFBPRESC0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1564 | #define _CMU_LFBPRESC0_MASK 0x00000003UL /**< Mask for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1565 | #define _CMU_LFBPRESC0_LEUART0_SHIFT 0 /**< Shift value for CMU_LEUART0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1566 | #define _CMU_LFBPRESC0_LEUART0_MASK 0x3UL /**< Bit mask for CMU_LEUART0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1567 | #define _CMU_LFBPRESC0_LEUART0_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1568 | #define _CMU_LFBPRESC0_LEUART0_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1569 | #define _CMU_LFBPRESC0_LEUART0_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1570 | #define _CMU_LFBPRESC0_LEUART0_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1571 | #define CMU_LFBPRESC0_LEUART0_DIV1 (_CMU_LFBPRESC0_LEUART0_DIV1 << 0) /**< Shifted mode DIV1 for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1572 | #define CMU_LFBPRESC0_LEUART0_DIV2 (_CMU_LFBPRESC0_LEUART0_DIV2 << 0) /**< Shifted mode DIV2 for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1573 | #define CMU_LFBPRESC0_LEUART0_DIV4 (_CMU_LFBPRESC0_LEUART0_DIV4 << 0) /**< Shifted mode DIV4 for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1574 | #define CMU_LFBPRESC0_LEUART0_DIV8 (_CMU_LFBPRESC0_LEUART0_DIV8 << 0) /**< Shifted mode DIV8 for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1575 | |
sahilmgandhi | 18:6a4db94011d3 | 1576 | /* Bit fields for CMU LFEPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1577 | #define _CMU_LFEPRESC0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFEPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1578 | #define _CMU_LFEPRESC0_MASK 0x0000000FUL /**< Mask for CMU_LFEPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1579 | #define _CMU_LFEPRESC0_RTCC_SHIFT 0 /**< Shift value for CMU_RTCC */ |
sahilmgandhi | 18:6a4db94011d3 | 1580 | #define _CMU_LFEPRESC0_RTCC_MASK 0xFUL /**< Bit mask for CMU_RTCC */ |
sahilmgandhi | 18:6a4db94011d3 | 1581 | #define _CMU_LFEPRESC0_RTCC_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFEPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1582 | #define CMU_LFEPRESC0_RTCC_DIV1 (_CMU_LFEPRESC0_RTCC_DIV1 << 0) /**< Shifted mode DIV1 for CMU_LFEPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1583 | |
sahilmgandhi | 18:6a4db94011d3 | 1584 | /* Bit fields for CMU SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1585 | #define _CMU_SYNCBUSY_RESETVALUE 0x00000000UL /**< Default value for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1586 | #define _CMU_SYNCBUSY_MASK 0x3F050055UL /**< Mask for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1587 | #define CMU_SYNCBUSY_LFACLKEN0 (0x1UL << 0) /**< Low Frequency A Clock Enable 0 Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1588 | #define _CMU_SYNCBUSY_LFACLKEN0_SHIFT 0 /**< Shift value for CMU_LFACLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1589 | #define _CMU_SYNCBUSY_LFACLKEN0_MASK 0x1UL /**< Bit mask for CMU_LFACLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1590 | #define _CMU_SYNCBUSY_LFACLKEN0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1591 | #define CMU_SYNCBUSY_LFACLKEN0_DEFAULT (_CMU_SYNCBUSY_LFACLKEN0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1592 | #define CMU_SYNCBUSY_LFAPRESC0 (0x1UL << 2) /**< Low Frequency A Prescaler 0 Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1593 | #define _CMU_SYNCBUSY_LFAPRESC0_SHIFT 2 /**< Shift value for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1594 | #define _CMU_SYNCBUSY_LFAPRESC0_MASK 0x4UL /**< Bit mask for CMU_LFAPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1595 | #define _CMU_SYNCBUSY_LFAPRESC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1596 | #define CMU_SYNCBUSY_LFAPRESC0_DEFAULT (_CMU_SYNCBUSY_LFAPRESC0_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1597 | #define CMU_SYNCBUSY_LFBCLKEN0 (0x1UL << 4) /**< Low Frequency B Clock Enable 0 Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1598 | #define _CMU_SYNCBUSY_LFBCLKEN0_SHIFT 4 /**< Shift value for CMU_LFBCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1599 | #define _CMU_SYNCBUSY_LFBCLKEN0_MASK 0x10UL /**< Bit mask for CMU_LFBCLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1600 | #define _CMU_SYNCBUSY_LFBCLKEN0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1601 | #define CMU_SYNCBUSY_LFBCLKEN0_DEFAULT (_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1602 | #define CMU_SYNCBUSY_LFBPRESC0 (0x1UL << 6) /**< Low Frequency B Prescaler 0 Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1603 | #define _CMU_SYNCBUSY_LFBPRESC0_SHIFT 6 /**< Shift value for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1604 | #define _CMU_SYNCBUSY_LFBPRESC0_MASK 0x40UL /**< Bit mask for CMU_LFBPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1605 | #define _CMU_SYNCBUSY_LFBPRESC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1606 | #define CMU_SYNCBUSY_LFBPRESC0_DEFAULT (_CMU_SYNCBUSY_LFBPRESC0_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1607 | #define CMU_SYNCBUSY_LFECLKEN0 (0x1UL << 16) /**< Low Frequency E Clock Enable 0 Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1608 | #define _CMU_SYNCBUSY_LFECLKEN0_SHIFT 16 /**< Shift value for CMU_LFECLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1609 | #define _CMU_SYNCBUSY_LFECLKEN0_MASK 0x10000UL /**< Bit mask for CMU_LFECLKEN0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1610 | #define _CMU_SYNCBUSY_LFECLKEN0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1611 | #define CMU_SYNCBUSY_LFECLKEN0_DEFAULT (_CMU_SYNCBUSY_LFECLKEN0_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1612 | #define CMU_SYNCBUSY_LFEPRESC0 (0x1UL << 18) /**< Low Frequency E Prescaler 0 Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1613 | #define _CMU_SYNCBUSY_LFEPRESC0_SHIFT 18 /**< Shift value for CMU_LFEPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1614 | #define _CMU_SYNCBUSY_LFEPRESC0_MASK 0x40000UL /**< Bit mask for CMU_LFEPRESC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1615 | #define _CMU_SYNCBUSY_LFEPRESC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1616 | #define CMU_SYNCBUSY_LFEPRESC0_DEFAULT (_CMU_SYNCBUSY_LFEPRESC0_DEFAULT << 18) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1617 | #define CMU_SYNCBUSY_HFRCOBSY (0x1UL << 24) /**< HFRCO Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1618 | #define _CMU_SYNCBUSY_HFRCOBSY_SHIFT 24 /**< Shift value for CMU_HFRCOBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1619 | #define _CMU_SYNCBUSY_HFRCOBSY_MASK 0x1000000UL /**< Bit mask for CMU_HFRCOBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1620 | #define _CMU_SYNCBUSY_HFRCOBSY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1621 | #define CMU_SYNCBUSY_HFRCOBSY_DEFAULT (_CMU_SYNCBUSY_HFRCOBSY_DEFAULT << 24) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1622 | #define CMU_SYNCBUSY_AUXHFRCOBSY (0x1UL << 25) /**< AUXHFRCO Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1623 | #define _CMU_SYNCBUSY_AUXHFRCOBSY_SHIFT 25 /**< Shift value for CMU_AUXHFRCOBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1624 | #define _CMU_SYNCBUSY_AUXHFRCOBSY_MASK 0x2000000UL /**< Bit mask for CMU_AUXHFRCOBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1625 | #define _CMU_SYNCBUSY_AUXHFRCOBSY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1626 | #define CMU_SYNCBUSY_AUXHFRCOBSY_DEFAULT (_CMU_SYNCBUSY_AUXHFRCOBSY_DEFAULT << 25) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1627 | #define CMU_SYNCBUSY_LFRCOBSY (0x1UL << 26) /**< LFRCO Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1628 | #define _CMU_SYNCBUSY_LFRCOBSY_SHIFT 26 /**< Shift value for CMU_LFRCOBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1629 | #define _CMU_SYNCBUSY_LFRCOBSY_MASK 0x4000000UL /**< Bit mask for CMU_LFRCOBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1630 | #define _CMU_SYNCBUSY_LFRCOBSY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1631 | #define CMU_SYNCBUSY_LFRCOBSY_DEFAULT (_CMU_SYNCBUSY_LFRCOBSY_DEFAULT << 26) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1632 | #define CMU_SYNCBUSY_LFRCOVREFBSY (0x1UL << 27) /**< LFRCO VREF Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1633 | #define _CMU_SYNCBUSY_LFRCOVREFBSY_SHIFT 27 /**< Shift value for CMU_LFRCOVREFBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1634 | #define _CMU_SYNCBUSY_LFRCOVREFBSY_MASK 0x8000000UL /**< Bit mask for CMU_LFRCOVREFBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1635 | #define _CMU_SYNCBUSY_LFRCOVREFBSY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1636 | #define CMU_SYNCBUSY_LFRCOVREFBSY_DEFAULT (_CMU_SYNCBUSY_LFRCOVREFBSY_DEFAULT << 27) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1637 | #define CMU_SYNCBUSY_HFXOBSY (0x1UL << 28) /**< HFXO Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1638 | #define _CMU_SYNCBUSY_HFXOBSY_SHIFT 28 /**< Shift value for CMU_HFXOBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1639 | #define _CMU_SYNCBUSY_HFXOBSY_MASK 0x10000000UL /**< Bit mask for CMU_HFXOBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1640 | #define _CMU_SYNCBUSY_HFXOBSY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1641 | #define CMU_SYNCBUSY_HFXOBSY_DEFAULT (_CMU_SYNCBUSY_HFXOBSY_DEFAULT << 28) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1642 | #define CMU_SYNCBUSY_LFXOBSY (0x1UL << 29) /**< LFXO Busy */ |
sahilmgandhi | 18:6a4db94011d3 | 1643 | #define _CMU_SYNCBUSY_LFXOBSY_SHIFT 29 /**< Shift value for CMU_LFXOBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1644 | #define _CMU_SYNCBUSY_LFXOBSY_MASK 0x20000000UL /**< Bit mask for CMU_LFXOBSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1645 | #define _CMU_SYNCBUSY_LFXOBSY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1646 | #define CMU_SYNCBUSY_LFXOBSY_DEFAULT (_CMU_SYNCBUSY_LFXOBSY_DEFAULT << 29) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */ |
sahilmgandhi | 18:6a4db94011d3 | 1647 | |
sahilmgandhi | 18:6a4db94011d3 | 1648 | /* Bit fields for CMU FREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1649 | #define _CMU_FREEZE_RESETVALUE 0x00000000UL /**< Default value for CMU_FREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1650 | #define _CMU_FREEZE_MASK 0x00000001UL /**< Mask for CMU_FREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1651 | #define CMU_FREEZE_REGFREEZE (0x1UL << 0) /**< Register Update Freeze */ |
sahilmgandhi | 18:6a4db94011d3 | 1652 | #define _CMU_FREEZE_REGFREEZE_SHIFT 0 /**< Shift value for CMU_REGFREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1653 | #define _CMU_FREEZE_REGFREEZE_MASK 0x1UL /**< Bit mask for CMU_REGFREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1654 | #define _CMU_FREEZE_REGFREEZE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_FREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1655 | #define _CMU_FREEZE_REGFREEZE_UPDATE 0x00000000UL /**< Mode UPDATE for CMU_FREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1656 | #define _CMU_FREEZE_REGFREEZE_FREEZE 0x00000001UL /**< Mode FREEZE for CMU_FREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1657 | #define CMU_FREEZE_REGFREEZE_DEFAULT (_CMU_FREEZE_REGFREEZE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_FREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1658 | #define CMU_FREEZE_REGFREEZE_UPDATE (_CMU_FREEZE_REGFREEZE_UPDATE << 0) /**< Shifted mode UPDATE for CMU_FREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1659 | #define CMU_FREEZE_REGFREEZE_FREEZE (_CMU_FREEZE_REGFREEZE_FREEZE << 0) /**< Shifted mode FREEZE for CMU_FREEZE */ |
sahilmgandhi | 18:6a4db94011d3 | 1660 | |
sahilmgandhi | 18:6a4db94011d3 | 1661 | /* Bit fields for CMU PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1662 | #define _CMU_PCNTCTRL_RESETVALUE 0x00000000UL /**< Default value for CMU_PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1663 | #define _CMU_PCNTCTRL_MASK 0x00000003UL /**< Mask for CMU_PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1664 | #define CMU_PCNTCTRL_PCNT0CLKEN (0x1UL << 0) /**< PCNT0 Clock Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1665 | #define _CMU_PCNTCTRL_PCNT0CLKEN_SHIFT 0 /**< Shift value for CMU_PCNT0CLKEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1666 | #define _CMU_PCNTCTRL_PCNT0CLKEN_MASK 0x1UL /**< Bit mask for CMU_PCNT0CLKEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1667 | #define _CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1668 | #define CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT (_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1669 | #define CMU_PCNTCTRL_PCNT0CLKSEL (0x1UL << 1) /**< PCNT0 Clock Select */ |
sahilmgandhi | 18:6a4db94011d3 | 1670 | #define _CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT 1 /**< Shift value for CMU_PCNT0CLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 1671 | #define _CMU_PCNTCTRL_PCNT0CLKSEL_MASK 0x2UL /**< Bit mask for CMU_PCNT0CLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 1672 | #define _CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1673 | #define _CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK 0x00000000UL /**< Mode LFACLK for CMU_PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1674 | #define _CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 0x00000001UL /**< Mode PCNT0S0 for CMU_PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1675 | #define CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT (_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1676 | #define CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK (_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK << 1) /**< Shifted mode LFACLK for CMU_PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1677 | #define CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 (_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 << 1) /**< Shifted mode PCNT0S0 for CMU_PCNTCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1678 | |
sahilmgandhi | 18:6a4db94011d3 | 1679 | /* Bit fields for CMU ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1680 | #define _CMU_ADCCTRL_RESETVALUE 0x00000000UL /**< Default value for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1681 | #define _CMU_ADCCTRL_MASK 0x00000130UL /**< Mask for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1682 | #define _CMU_ADCCTRL_ADC0CLKSEL_SHIFT 4 /**< Shift value for CMU_ADC0CLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 1683 | #define _CMU_ADCCTRL_ADC0CLKSEL_MASK 0x30UL /**< Bit mask for CMU_ADC0CLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 1684 | #define _CMU_ADCCTRL_ADC0CLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1685 | #define _CMU_ADCCTRL_ADC0CLKSEL_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1686 | #define _CMU_ADCCTRL_ADC0CLKSEL_AUXHFRCO 0x00000001UL /**< Mode AUXHFRCO for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1687 | #define _CMU_ADCCTRL_ADC0CLKSEL_HFXO 0x00000002UL /**< Mode HFXO for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1688 | #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /**< Mode HFSRCCLK for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1689 | #define CMU_ADCCTRL_ADC0CLKSEL_DEFAULT (_CMU_ADCCTRL_ADC0CLKSEL_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1690 | #define CMU_ADCCTRL_ADC0CLKSEL_DISABLED (_CMU_ADCCTRL_ADC0CLKSEL_DISABLED << 4) /**< Shifted mode DISABLED for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1691 | #define CMU_ADCCTRL_ADC0CLKSEL_AUXHFRCO (_CMU_ADCCTRL_ADC0CLKSEL_AUXHFRCO << 4) /**< Shifted mode AUXHFRCO for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1692 | #define CMU_ADCCTRL_ADC0CLKSEL_HFXO (_CMU_ADCCTRL_ADC0CLKSEL_HFXO << 4) /**< Shifted mode HFXO for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1693 | #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /**< Shifted mode HFSRCCLK for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1694 | #define CMU_ADCCTRL_ADC0CLKINV (0x1UL << 8) /**< Invert clock selected by ADC0CLKSEL */ |
sahilmgandhi | 18:6a4db94011d3 | 1695 | #define _CMU_ADCCTRL_ADC0CLKINV_SHIFT 8 /**< Shift value for CMU_ADC0CLKINV */ |
sahilmgandhi | 18:6a4db94011d3 | 1696 | #define _CMU_ADCCTRL_ADC0CLKINV_MASK 0x100UL /**< Bit mask for CMU_ADC0CLKINV */ |
sahilmgandhi | 18:6a4db94011d3 | 1697 | #define _CMU_ADCCTRL_ADC0CLKINV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1698 | #define CMU_ADCCTRL_ADC0CLKINV_DEFAULT (_CMU_ADCCTRL_ADC0CLKINV_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_ADCCTRL */ |
sahilmgandhi | 18:6a4db94011d3 | 1699 | |
sahilmgandhi | 18:6a4db94011d3 | 1700 | /* Bit fields for CMU ROUTEPEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1701 | #define _CMU_ROUTEPEN_RESETVALUE 0x00000000UL /**< Default value for CMU_ROUTEPEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1702 | #define _CMU_ROUTEPEN_MASK 0x00000003UL /**< Mask for CMU_ROUTEPEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1703 | #define CMU_ROUTEPEN_CLKOUT0PEN (0x1UL << 0) /**< CLKOUT0 Pin Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1704 | #define _CMU_ROUTEPEN_CLKOUT0PEN_SHIFT 0 /**< Shift value for CMU_CLKOUT0PEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1705 | #define _CMU_ROUTEPEN_CLKOUT0PEN_MASK 0x1UL /**< Bit mask for CMU_CLKOUT0PEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1706 | #define _CMU_ROUTEPEN_CLKOUT0PEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ROUTEPEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1707 | #define CMU_ROUTEPEN_CLKOUT0PEN_DEFAULT (_CMU_ROUTEPEN_CLKOUT0PEN_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_ROUTEPEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1708 | #define CMU_ROUTEPEN_CLKOUT1PEN (0x1UL << 1) /**< CLKOUT1 Pin Enable */ |
sahilmgandhi | 18:6a4db94011d3 | 1709 | #define _CMU_ROUTEPEN_CLKOUT1PEN_SHIFT 1 /**< Shift value for CMU_CLKOUT1PEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1710 | #define _CMU_ROUTEPEN_CLKOUT1PEN_MASK 0x2UL /**< Bit mask for CMU_CLKOUT1PEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1711 | #define _CMU_ROUTEPEN_CLKOUT1PEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ROUTEPEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1712 | #define CMU_ROUTEPEN_CLKOUT1PEN_DEFAULT (_CMU_ROUTEPEN_CLKOUT1PEN_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_ROUTEPEN */ |
sahilmgandhi | 18:6a4db94011d3 | 1713 | |
sahilmgandhi | 18:6a4db94011d3 | 1714 | /* Bit fields for CMU ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1715 | #define _CMU_ROUTELOC0_RESETVALUE 0x00000000UL /**< Default value for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1716 | #define _CMU_ROUTELOC0_MASK 0x00000707UL /**< Mask for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1717 | #define _CMU_ROUTELOC0_CLKOUT0LOC_SHIFT 0 /**< Shift value for CMU_CLKOUT0LOC */ |
sahilmgandhi | 18:6a4db94011d3 | 1718 | #define _CMU_ROUTELOC0_CLKOUT0LOC_MASK 0x7UL /**< Bit mask for CMU_CLKOUT0LOC */ |
sahilmgandhi | 18:6a4db94011d3 | 1719 | #define _CMU_ROUTELOC0_CLKOUT0LOC_LOC0 0x00000000UL /**< Mode LOC0 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1720 | #define _CMU_ROUTELOC0_CLKOUT0LOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1721 | #define _CMU_ROUTELOC0_CLKOUT0LOC_LOC1 0x00000001UL /**< Mode LOC1 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1722 | #define _CMU_ROUTELOC0_CLKOUT0LOC_LOC2 0x00000002UL /**< Mode LOC2 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1723 | #define _CMU_ROUTELOC0_CLKOUT0LOC_LOC3 0x00000003UL /**< Mode LOC3 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1724 | #define _CMU_ROUTELOC0_CLKOUT0LOC_LOC4 0x00000004UL /**< Mode LOC4 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1725 | #define _CMU_ROUTELOC0_CLKOUT0LOC_LOC5 0x00000005UL /**< Mode LOC5 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1726 | #define _CMU_ROUTELOC0_CLKOUT0LOC_LOC6 0x00000006UL /**< Mode LOC6 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1727 | #define _CMU_ROUTELOC0_CLKOUT0LOC_LOC7 0x00000007UL /**< Mode LOC7 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1728 | #define CMU_ROUTELOC0_CLKOUT0LOC_LOC0 (_CMU_ROUTELOC0_CLKOUT0LOC_LOC0 << 0) /**< Shifted mode LOC0 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1729 | #define CMU_ROUTELOC0_CLKOUT0LOC_DEFAULT (_CMU_ROUTELOC0_CLKOUT0LOC_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1730 | #define CMU_ROUTELOC0_CLKOUT0LOC_LOC1 (_CMU_ROUTELOC0_CLKOUT0LOC_LOC1 << 0) /**< Shifted mode LOC1 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1731 | #define CMU_ROUTELOC0_CLKOUT0LOC_LOC2 (_CMU_ROUTELOC0_CLKOUT0LOC_LOC2 << 0) /**< Shifted mode LOC2 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1732 | #define CMU_ROUTELOC0_CLKOUT0LOC_LOC3 (_CMU_ROUTELOC0_CLKOUT0LOC_LOC3 << 0) /**< Shifted mode LOC3 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1733 | #define CMU_ROUTELOC0_CLKOUT0LOC_LOC4 (_CMU_ROUTELOC0_CLKOUT0LOC_LOC4 << 0) /**< Shifted mode LOC4 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1734 | #define CMU_ROUTELOC0_CLKOUT0LOC_LOC5 (_CMU_ROUTELOC0_CLKOUT0LOC_LOC5 << 0) /**< Shifted mode LOC5 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1735 | #define CMU_ROUTELOC0_CLKOUT0LOC_LOC6 (_CMU_ROUTELOC0_CLKOUT0LOC_LOC6 << 0) /**< Shifted mode LOC6 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1736 | #define CMU_ROUTELOC0_CLKOUT0LOC_LOC7 (_CMU_ROUTELOC0_CLKOUT0LOC_LOC7 << 0) /**< Shifted mode LOC7 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1737 | #define _CMU_ROUTELOC0_CLKOUT1LOC_SHIFT 8 /**< Shift value for CMU_CLKOUT1LOC */ |
sahilmgandhi | 18:6a4db94011d3 | 1738 | #define _CMU_ROUTELOC0_CLKOUT1LOC_MASK 0x700UL /**< Bit mask for CMU_CLKOUT1LOC */ |
sahilmgandhi | 18:6a4db94011d3 | 1739 | #define _CMU_ROUTELOC0_CLKOUT1LOC_LOC0 0x00000000UL /**< Mode LOC0 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1740 | #define _CMU_ROUTELOC0_CLKOUT1LOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1741 | #define _CMU_ROUTELOC0_CLKOUT1LOC_LOC1 0x00000001UL /**< Mode LOC1 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1742 | #define _CMU_ROUTELOC0_CLKOUT1LOC_LOC2 0x00000002UL /**< Mode LOC2 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1743 | #define _CMU_ROUTELOC0_CLKOUT1LOC_LOC3 0x00000003UL /**< Mode LOC3 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1744 | #define _CMU_ROUTELOC0_CLKOUT1LOC_LOC4 0x00000004UL /**< Mode LOC4 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1745 | #define _CMU_ROUTELOC0_CLKOUT1LOC_LOC5 0x00000005UL /**< Mode LOC5 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1746 | #define _CMU_ROUTELOC0_CLKOUT1LOC_LOC6 0x00000006UL /**< Mode LOC6 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1747 | #define _CMU_ROUTELOC0_CLKOUT1LOC_LOC7 0x00000007UL /**< Mode LOC7 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1748 | #define CMU_ROUTELOC0_CLKOUT1LOC_LOC0 (_CMU_ROUTELOC0_CLKOUT1LOC_LOC0 << 8) /**< Shifted mode LOC0 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1749 | #define CMU_ROUTELOC0_CLKOUT1LOC_DEFAULT (_CMU_ROUTELOC0_CLKOUT1LOC_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1750 | #define CMU_ROUTELOC0_CLKOUT1LOC_LOC1 (_CMU_ROUTELOC0_CLKOUT1LOC_LOC1 << 8) /**< Shifted mode LOC1 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1751 | #define CMU_ROUTELOC0_CLKOUT1LOC_LOC2 (_CMU_ROUTELOC0_CLKOUT1LOC_LOC2 << 8) /**< Shifted mode LOC2 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1752 | #define CMU_ROUTELOC0_CLKOUT1LOC_LOC3 (_CMU_ROUTELOC0_CLKOUT1LOC_LOC3 << 8) /**< Shifted mode LOC3 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1753 | #define CMU_ROUTELOC0_CLKOUT1LOC_LOC4 (_CMU_ROUTELOC0_CLKOUT1LOC_LOC4 << 8) /**< Shifted mode LOC4 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1754 | #define CMU_ROUTELOC0_CLKOUT1LOC_LOC5 (_CMU_ROUTELOC0_CLKOUT1LOC_LOC5 << 8) /**< Shifted mode LOC5 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1755 | #define CMU_ROUTELOC0_CLKOUT1LOC_LOC6 (_CMU_ROUTELOC0_CLKOUT1LOC_LOC6 << 8) /**< Shifted mode LOC6 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1756 | #define CMU_ROUTELOC0_CLKOUT1LOC_LOC7 (_CMU_ROUTELOC0_CLKOUT1LOC_LOC7 << 8) /**< Shifted mode LOC7 for CMU_ROUTELOC0 */ |
sahilmgandhi | 18:6a4db94011d3 | 1757 | |
sahilmgandhi | 18:6a4db94011d3 | 1758 | /* Bit fields for CMU LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1759 | #define _CMU_LOCK_RESETVALUE 0x00000000UL /**< Default value for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1760 | #define _CMU_LOCK_MASK 0x0000FFFFUL /**< Mask for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1761 | #define _CMU_LOCK_LOCKKEY_SHIFT 0 /**< Shift value for CMU_LOCKKEY */ |
sahilmgandhi | 18:6a4db94011d3 | 1762 | #define _CMU_LOCK_LOCKKEY_MASK 0xFFFFUL /**< Bit mask for CMU_LOCKKEY */ |
sahilmgandhi | 18:6a4db94011d3 | 1763 | #define _CMU_LOCK_LOCKKEY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1764 | #define _CMU_LOCK_LOCKKEY_LOCK 0x00000000UL /**< Mode LOCK for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1765 | #define _CMU_LOCK_LOCKKEY_UNLOCKED 0x00000000UL /**< Mode UNLOCKED for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1766 | #define _CMU_LOCK_LOCKKEY_LOCKED 0x00000001UL /**< Mode LOCKED for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1767 | #define _CMU_LOCK_LOCKKEY_UNLOCK 0x0000580EUL /**< Mode UNLOCK for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1768 | #define CMU_LOCK_LOCKKEY_DEFAULT (_CMU_LOCK_LOCKKEY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1769 | #define CMU_LOCK_LOCKKEY_LOCK (_CMU_LOCK_LOCKKEY_LOCK << 0) /**< Shifted mode LOCK for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1770 | #define CMU_LOCK_LOCKKEY_UNLOCKED (_CMU_LOCK_LOCKKEY_UNLOCKED << 0) /**< Shifted mode UNLOCKED for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1771 | #define CMU_LOCK_LOCKKEY_LOCKED (_CMU_LOCK_LOCKKEY_LOCKED << 0) /**< Shifted mode LOCKED for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1772 | #define CMU_LOCK_LOCKKEY_UNLOCK (_CMU_LOCK_LOCKKEY_UNLOCK << 0) /**< Shifted mode UNLOCK for CMU_LOCK */ |
sahilmgandhi | 18:6a4db94011d3 | 1773 | |
sahilmgandhi | 18:6a4db94011d3 | 1774 | /** @} End of group EFR32MG1P_CMU */ |
sahilmgandhi | 18:6a4db94011d3 | 1775 | /** @} End of group Parts */ |
sahilmgandhi | 18:6a4db94011d3 | 1776 |