MacroRat
Mouse code for the MacroRat
mbed-dev/targets/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFR32MG1/device/efr32mg1p_adc.h@46:b156ef445742, 2017-06-03 (annotated)
- Committer:
- sahilmgandhi
- Date:
- Sat Jun 03 00:22:44 2017 +0000
- Revision:
- 46:b156ef445742
- Parent:
- 18:6a4db94011d3
Final code for internal battlebot competition.
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| sahilmgandhi | 18:6a4db94011d3 | 1 | /**************************************************************************//** |
| sahilmgandhi | 18:6a4db94011d3 | 2 | * @file efr32mg1p_adc.h |
| sahilmgandhi | 18:6a4db94011d3 | 3 | * @brief EFR32MG1P_ADC register and bit field definitions |
| sahilmgandhi | 18:6a4db94011d3 | 4 | * @version 5.1.2 |
| sahilmgandhi | 18:6a4db94011d3 | 5 | ****************************************************************************** |
| sahilmgandhi | 18:6a4db94011d3 | 6 | * @section License |
| sahilmgandhi | 18:6a4db94011d3 | 7 | * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b> |
| sahilmgandhi | 18:6a4db94011d3 | 8 | ****************************************************************************** |
| sahilmgandhi | 18:6a4db94011d3 | 9 | * |
| sahilmgandhi | 18:6a4db94011d3 | 10 | * Permission is granted to anyone to use this software for any purpose, |
| sahilmgandhi | 18:6a4db94011d3 | 11 | * including commercial applications, and to alter it and redistribute it |
| sahilmgandhi | 18:6a4db94011d3 | 12 | * freely, subject to the following restrictions: |
| sahilmgandhi | 18:6a4db94011d3 | 13 | * |
| sahilmgandhi | 18:6a4db94011d3 | 14 | * 1. The origin of this software must not be misrepresented; you must not |
| sahilmgandhi | 18:6a4db94011d3 | 15 | * claim that you wrote the original software.@n |
| sahilmgandhi | 18:6a4db94011d3 | 16 | * 2. Altered source versions must be plainly marked as such, and must not be |
| sahilmgandhi | 18:6a4db94011d3 | 17 | * misrepresented as being the original software.@n |
| sahilmgandhi | 18:6a4db94011d3 | 18 | * 3. This notice may not be removed or altered from any source distribution. |
| sahilmgandhi | 18:6a4db94011d3 | 19 | * |
| sahilmgandhi | 18:6a4db94011d3 | 20 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
| sahilmgandhi | 18:6a4db94011d3 | 21 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
| sahilmgandhi | 18:6a4db94011d3 | 22 | * providing the Software "AS IS", with no express or implied warranties of any |
| sahilmgandhi | 18:6a4db94011d3 | 23 | * kind, including, but not limited to, any implied warranties of |
| sahilmgandhi | 18:6a4db94011d3 | 24 | * merchantability or fitness for any particular purpose or warranties against |
| sahilmgandhi | 18:6a4db94011d3 | 25 | * infringement of any proprietary rights of a third party. |
| sahilmgandhi | 18:6a4db94011d3 | 26 | * |
| sahilmgandhi | 18:6a4db94011d3 | 27 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
| sahilmgandhi | 18:6a4db94011d3 | 28 | * incidental, or special damages, or any other relief, or for any claim by |
| sahilmgandhi | 18:6a4db94011d3 | 29 | * any third party, arising from your use of this Software. |
| sahilmgandhi | 18:6a4db94011d3 | 30 | * |
| sahilmgandhi | 18:6a4db94011d3 | 31 | *****************************************************************************/ |
| sahilmgandhi | 18:6a4db94011d3 | 32 | /**************************************************************************//** |
| sahilmgandhi | 18:6a4db94011d3 | 33 | * @addtogroup Parts |
| sahilmgandhi | 18:6a4db94011d3 | 34 | * @{ |
| sahilmgandhi | 18:6a4db94011d3 | 35 | ******************************************************************************/ |
| sahilmgandhi | 18:6a4db94011d3 | 36 | /**************************************************************************//** |
| sahilmgandhi | 18:6a4db94011d3 | 37 | * @defgroup EFR32MG1P_ADC |
| sahilmgandhi | 18:6a4db94011d3 | 38 | * @{ |
| sahilmgandhi | 18:6a4db94011d3 | 39 | * @brief EFR32MG1P_ADC Register Declaration |
| sahilmgandhi | 18:6a4db94011d3 | 40 | *****************************************************************************/ |
| sahilmgandhi | 18:6a4db94011d3 | 41 | typedef struct |
| sahilmgandhi | 18:6a4db94011d3 | 42 | { |
| sahilmgandhi | 18:6a4db94011d3 | 43 | __IOM uint32_t CTRL; /**< Control Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 44 | uint32_t RESERVED0[1]; /**< Reserved for future use **/ |
| sahilmgandhi | 18:6a4db94011d3 | 45 | __IOM uint32_t CMD; /**< Command Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 46 | __IM uint32_t STATUS; /**< Status Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 47 | __IOM uint32_t SINGLECTRL; /**< Single Channel Control Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 48 | __IOM uint32_t SINGLECTRLX; /**< Single Channel Control Register continued */ |
| sahilmgandhi | 18:6a4db94011d3 | 49 | __IOM uint32_t SCANCTRL; /**< Scan Control Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 50 | __IOM uint32_t SCANCTRLX; /**< Scan Control Register continued */ |
| sahilmgandhi | 18:6a4db94011d3 | 51 | __IOM uint32_t SCANMASK; /**< Scan Sequence Input Mask Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 52 | __IOM uint32_t SCANINPUTSEL; /**< Input Selection register for Scan mode */ |
| sahilmgandhi | 18:6a4db94011d3 | 53 | __IOM uint32_t SCANNEGSEL; /**< Negative Input select register for Scan */ |
| sahilmgandhi | 18:6a4db94011d3 | 54 | __IOM uint32_t CMPTHR; /**< Compare Threshold Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 55 | __IOM uint32_t BIASPROG; /**< Bias Programming Register for various analog blocks used in ADC operation. */ |
| sahilmgandhi | 18:6a4db94011d3 | 56 | __IOM uint32_t CAL; /**< Calibration Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 57 | __IM uint32_t IF; /**< Interrupt Flag Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 58 | __IOM uint32_t IFS; /**< Interrupt Flag Set Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 59 | __IOM uint32_t IFC; /**< Interrupt Flag Clear Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 60 | __IOM uint32_t IEN; /**< Interrupt Enable Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 61 | __IM uint32_t SINGLEDATA; /**< Single Conversion Result Data */ |
| sahilmgandhi | 18:6a4db94011d3 | 62 | __IM uint32_t SCANDATA; /**< Scan Conversion Result Data */ |
| sahilmgandhi | 18:6a4db94011d3 | 63 | __IM uint32_t SINGLEDATAP; /**< Single Conversion Result Data Peek Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 64 | __IM uint32_t SCANDATAP; /**< Scan Sequence Result Data Peek Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 65 | uint32_t RESERVED1[4]; /**< Reserved for future use **/ |
| sahilmgandhi | 18:6a4db94011d3 | 66 | __IM uint32_t SCANDATAX; /**< Scan Sequence Result Data + Data Source Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 67 | __IM uint32_t SCANDATAXP; /**< Scan Sequence Result Data + Data Source Peek Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 68 | |
| sahilmgandhi | 18:6a4db94011d3 | 69 | uint32_t RESERVED2[3]; /**< Reserved for future use **/ |
| sahilmgandhi | 18:6a4db94011d3 | 70 | __IM uint32_t APORTREQ; /**< APORT Request Status Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 71 | __IM uint32_t APORTCONFLICT; /**< APORT Conflict Status Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 72 | __IM uint32_t SINGLEFIFOCOUNT; /**< Single FIFO Count Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 73 | __IM uint32_t SCANFIFOCOUNT; /**< Scan FIFO Count Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 74 | __IOM uint32_t SINGLEFIFOCLEAR; /**< Single FIFO Clear Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 75 | __IOM uint32_t SCANFIFOCLEAR; /**< Scan FIFO Clear Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 76 | __IOM uint32_t APORTMASTERDIS; /**< APORT Bus Master Disable Register */ |
| sahilmgandhi | 18:6a4db94011d3 | 77 | } ADC_TypeDef; /** @} */ |
| sahilmgandhi | 18:6a4db94011d3 | 78 | |
| sahilmgandhi | 18:6a4db94011d3 | 79 | /**************************************************************************//** |
| sahilmgandhi | 18:6a4db94011d3 | 80 | * @defgroup EFR32MG1P_ADC_BitFields |
| sahilmgandhi | 18:6a4db94011d3 | 81 | * @{ |
| sahilmgandhi | 18:6a4db94011d3 | 82 | *****************************************************************************/ |
| sahilmgandhi | 18:6a4db94011d3 | 83 | |
| sahilmgandhi | 18:6a4db94011d3 | 84 | /* Bit fields for ADC CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 85 | #define _ADC_CTRL_RESETVALUE 0x001F0000UL /**< Default value for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 86 | #define _ADC_CTRL_MASK 0x2F7F7FDFUL /**< Mask for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 87 | #define _ADC_CTRL_WARMUPMODE_SHIFT 0 /**< Shift value for ADC_WARMUPMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 88 | #define _ADC_CTRL_WARMUPMODE_MASK 0x3UL /**< Bit mask for ADC_WARMUPMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 89 | #define _ADC_CTRL_WARMUPMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 90 | #define _ADC_CTRL_WARMUPMODE_NORMAL 0x00000000UL /**< Mode NORMAL for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 91 | #define _ADC_CTRL_WARMUPMODE_KEEPINSTANDBY 0x00000001UL /**< Mode KEEPINSTANDBY for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 92 | #define _ADC_CTRL_WARMUPMODE_KEEPINSLOWACC 0x00000002UL /**< Mode KEEPINSLOWACC for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 93 | #define _ADC_CTRL_WARMUPMODE_KEEPADCWARM 0x00000003UL /**< Mode KEEPADCWARM for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 94 | #define ADC_CTRL_WARMUPMODE_DEFAULT (_ADC_CTRL_WARMUPMODE_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 95 | #define ADC_CTRL_WARMUPMODE_NORMAL (_ADC_CTRL_WARMUPMODE_NORMAL << 0) /**< Shifted mode NORMAL for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 96 | #define ADC_CTRL_WARMUPMODE_KEEPINSTANDBY (_ADC_CTRL_WARMUPMODE_KEEPINSTANDBY << 0) /**< Shifted mode KEEPINSTANDBY for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 97 | #define ADC_CTRL_WARMUPMODE_KEEPINSLOWACC (_ADC_CTRL_WARMUPMODE_KEEPINSLOWACC << 0) /**< Shifted mode KEEPINSLOWACC for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 98 | #define ADC_CTRL_WARMUPMODE_KEEPADCWARM (_ADC_CTRL_WARMUPMODE_KEEPADCWARM << 0) /**< Shifted mode KEEPADCWARM for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 99 | #define ADC_CTRL_SINGLEDMAWU (0x1UL << 2) /**< SINGLEFIFO DMA Wakeup */ |
| sahilmgandhi | 18:6a4db94011d3 | 100 | #define _ADC_CTRL_SINGLEDMAWU_SHIFT 2 /**< Shift value for ADC_SINGLEDMAWU */ |
| sahilmgandhi | 18:6a4db94011d3 | 101 | #define _ADC_CTRL_SINGLEDMAWU_MASK 0x4UL /**< Bit mask for ADC_SINGLEDMAWU */ |
| sahilmgandhi | 18:6a4db94011d3 | 102 | #define _ADC_CTRL_SINGLEDMAWU_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 103 | #define ADC_CTRL_SINGLEDMAWU_DEFAULT (_ADC_CTRL_SINGLEDMAWU_DEFAULT << 2) /**< Shifted mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 104 | #define ADC_CTRL_SCANDMAWU (0x1UL << 3) /**< SCANFIFO DMA Wakeup */ |
| sahilmgandhi | 18:6a4db94011d3 | 105 | #define _ADC_CTRL_SCANDMAWU_SHIFT 3 /**< Shift value for ADC_SCANDMAWU */ |
| sahilmgandhi | 18:6a4db94011d3 | 106 | #define _ADC_CTRL_SCANDMAWU_MASK 0x8UL /**< Bit mask for ADC_SCANDMAWU */ |
| sahilmgandhi | 18:6a4db94011d3 | 107 | #define _ADC_CTRL_SCANDMAWU_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 108 | #define ADC_CTRL_SCANDMAWU_DEFAULT (_ADC_CTRL_SCANDMAWU_DEFAULT << 3) /**< Shifted mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 109 | #define ADC_CTRL_TAILGATE (0x1UL << 4) /**< Conversion Tailgating */ |
| sahilmgandhi | 18:6a4db94011d3 | 110 | #define _ADC_CTRL_TAILGATE_SHIFT 4 /**< Shift value for ADC_TAILGATE */ |
| sahilmgandhi | 18:6a4db94011d3 | 111 | #define _ADC_CTRL_TAILGATE_MASK 0x10UL /**< Bit mask for ADC_TAILGATE */ |
| sahilmgandhi | 18:6a4db94011d3 | 112 | #define _ADC_CTRL_TAILGATE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 113 | #define ADC_CTRL_TAILGATE_DEFAULT (_ADC_CTRL_TAILGATE_DEFAULT << 4) /**< Shifted mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 114 | #define ADC_CTRL_ASYNCCLKEN (0x1UL << 6) /**< Selects ASYNC CLK enable mode when ADCCLKMODE=1 */ |
| sahilmgandhi | 18:6a4db94011d3 | 115 | #define _ADC_CTRL_ASYNCCLKEN_SHIFT 6 /**< Shift value for ADC_ASYNCCLKEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 116 | #define _ADC_CTRL_ASYNCCLKEN_MASK 0x40UL /**< Bit mask for ADC_ASYNCCLKEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 117 | #define _ADC_CTRL_ASYNCCLKEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 118 | #define _ADC_CTRL_ASYNCCLKEN_ASNEEDED 0x00000000UL /**< Mode ASNEEDED for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 119 | #define _ADC_CTRL_ASYNCCLKEN_ALWAYSON 0x00000001UL /**< Mode ALWAYSON for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 120 | #define ADC_CTRL_ASYNCCLKEN_DEFAULT (_ADC_CTRL_ASYNCCLKEN_DEFAULT << 6) /**< Shifted mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 121 | #define ADC_CTRL_ASYNCCLKEN_ASNEEDED (_ADC_CTRL_ASYNCCLKEN_ASNEEDED << 6) /**< Shifted mode ASNEEDED for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 122 | #define ADC_CTRL_ASYNCCLKEN_ALWAYSON (_ADC_CTRL_ASYNCCLKEN_ALWAYSON << 6) /**< Shifted mode ALWAYSON for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 123 | #define ADC_CTRL_ADCCLKMODE (0x1UL << 7) /**< ADC Clock Mode */ |
| sahilmgandhi | 18:6a4db94011d3 | 124 | #define _ADC_CTRL_ADCCLKMODE_SHIFT 7 /**< Shift value for ADC_ADCCLKMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 125 | #define _ADC_CTRL_ADCCLKMODE_MASK 0x80UL /**< Bit mask for ADC_ADCCLKMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 126 | #define _ADC_CTRL_ADCCLKMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 127 | #define _ADC_CTRL_ADCCLKMODE_SYNC 0x00000000UL /**< Mode SYNC for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 128 | #define _ADC_CTRL_ADCCLKMODE_ASYNC 0x00000001UL /**< Mode ASYNC for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 129 | #define ADC_CTRL_ADCCLKMODE_DEFAULT (_ADC_CTRL_ADCCLKMODE_DEFAULT << 7) /**< Shifted mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 130 | #define ADC_CTRL_ADCCLKMODE_SYNC (_ADC_CTRL_ADCCLKMODE_SYNC << 7) /**< Shifted mode SYNC for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 131 | #define ADC_CTRL_ADCCLKMODE_ASYNC (_ADC_CTRL_ADCCLKMODE_ASYNC << 7) /**< Shifted mode ASYNC for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 132 | #define _ADC_CTRL_PRESC_SHIFT 8 /**< Shift value for ADC_PRESC */ |
| sahilmgandhi | 18:6a4db94011d3 | 133 | #define _ADC_CTRL_PRESC_MASK 0x7F00UL /**< Bit mask for ADC_PRESC */ |
| sahilmgandhi | 18:6a4db94011d3 | 134 | #define _ADC_CTRL_PRESC_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 135 | #define _ADC_CTRL_PRESC_NODIVISION 0x00000000UL /**< Mode NODIVISION for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 136 | #define ADC_CTRL_PRESC_DEFAULT (_ADC_CTRL_PRESC_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 137 | #define ADC_CTRL_PRESC_NODIVISION (_ADC_CTRL_PRESC_NODIVISION << 8) /**< Shifted mode NODIVISION for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 138 | #define _ADC_CTRL_TIMEBASE_SHIFT 16 /**< Shift value for ADC_TIMEBASE */ |
| sahilmgandhi | 18:6a4db94011d3 | 139 | #define _ADC_CTRL_TIMEBASE_MASK 0x7F0000UL /**< Bit mask for ADC_TIMEBASE */ |
| sahilmgandhi | 18:6a4db94011d3 | 140 | #define _ADC_CTRL_TIMEBASE_DEFAULT 0x0000001FUL /**< Mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 141 | #define ADC_CTRL_TIMEBASE_DEFAULT (_ADC_CTRL_TIMEBASE_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 142 | #define _ADC_CTRL_OVSRSEL_SHIFT 24 /**< Shift value for ADC_OVSRSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 143 | #define _ADC_CTRL_OVSRSEL_MASK 0xF000000UL /**< Bit mask for ADC_OVSRSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 144 | #define _ADC_CTRL_OVSRSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 145 | #define _ADC_CTRL_OVSRSEL_X2 0x00000000UL /**< Mode X2 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 146 | #define _ADC_CTRL_OVSRSEL_X4 0x00000001UL /**< Mode X4 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 147 | #define _ADC_CTRL_OVSRSEL_X8 0x00000002UL /**< Mode X8 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 148 | #define _ADC_CTRL_OVSRSEL_X16 0x00000003UL /**< Mode X16 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 149 | #define _ADC_CTRL_OVSRSEL_X32 0x00000004UL /**< Mode X32 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 150 | #define _ADC_CTRL_OVSRSEL_X64 0x00000005UL /**< Mode X64 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 151 | #define _ADC_CTRL_OVSRSEL_X128 0x00000006UL /**< Mode X128 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 152 | #define _ADC_CTRL_OVSRSEL_X256 0x00000007UL /**< Mode X256 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 153 | #define _ADC_CTRL_OVSRSEL_X512 0x00000008UL /**< Mode X512 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 154 | #define _ADC_CTRL_OVSRSEL_X1024 0x00000009UL /**< Mode X1024 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 155 | #define _ADC_CTRL_OVSRSEL_X2048 0x0000000AUL /**< Mode X2048 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 156 | #define _ADC_CTRL_OVSRSEL_X4096 0x0000000BUL /**< Mode X4096 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 157 | #define ADC_CTRL_OVSRSEL_DEFAULT (_ADC_CTRL_OVSRSEL_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 158 | #define ADC_CTRL_OVSRSEL_X2 (_ADC_CTRL_OVSRSEL_X2 << 24) /**< Shifted mode X2 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 159 | #define ADC_CTRL_OVSRSEL_X4 (_ADC_CTRL_OVSRSEL_X4 << 24) /**< Shifted mode X4 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 160 | #define ADC_CTRL_OVSRSEL_X8 (_ADC_CTRL_OVSRSEL_X8 << 24) /**< Shifted mode X8 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 161 | #define ADC_CTRL_OVSRSEL_X16 (_ADC_CTRL_OVSRSEL_X16 << 24) /**< Shifted mode X16 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 162 | #define ADC_CTRL_OVSRSEL_X32 (_ADC_CTRL_OVSRSEL_X32 << 24) /**< Shifted mode X32 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 163 | #define ADC_CTRL_OVSRSEL_X64 (_ADC_CTRL_OVSRSEL_X64 << 24) /**< Shifted mode X64 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 164 | #define ADC_CTRL_OVSRSEL_X128 (_ADC_CTRL_OVSRSEL_X128 << 24) /**< Shifted mode X128 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 165 | #define ADC_CTRL_OVSRSEL_X256 (_ADC_CTRL_OVSRSEL_X256 << 24) /**< Shifted mode X256 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 166 | #define ADC_CTRL_OVSRSEL_X512 (_ADC_CTRL_OVSRSEL_X512 << 24) /**< Shifted mode X512 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 167 | #define ADC_CTRL_OVSRSEL_X1024 (_ADC_CTRL_OVSRSEL_X1024 << 24) /**< Shifted mode X1024 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 168 | #define ADC_CTRL_OVSRSEL_X2048 (_ADC_CTRL_OVSRSEL_X2048 << 24) /**< Shifted mode X2048 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 169 | #define ADC_CTRL_OVSRSEL_X4096 (_ADC_CTRL_OVSRSEL_X4096 << 24) /**< Shifted mode X4096 for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 170 | #define ADC_CTRL_CHCONMODE (0x1UL << 29) /**< Channel Connect */ |
| sahilmgandhi | 18:6a4db94011d3 | 171 | #define _ADC_CTRL_CHCONMODE_SHIFT 29 /**< Shift value for ADC_CHCONMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 172 | #define _ADC_CTRL_CHCONMODE_MASK 0x20000000UL /**< Bit mask for ADC_CHCONMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 173 | #define _ADC_CTRL_CHCONMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 174 | #define _ADC_CTRL_CHCONMODE_MAXSETTLE 0x00000000UL /**< Mode MAXSETTLE for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 175 | #define _ADC_CTRL_CHCONMODE_MAXRESP 0x00000001UL /**< Mode MAXRESP for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 176 | #define ADC_CTRL_CHCONMODE_DEFAULT (_ADC_CTRL_CHCONMODE_DEFAULT << 29) /**< Shifted mode DEFAULT for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 177 | #define ADC_CTRL_CHCONMODE_MAXSETTLE (_ADC_CTRL_CHCONMODE_MAXSETTLE << 29) /**< Shifted mode MAXSETTLE for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 178 | #define ADC_CTRL_CHCONMODE_MAXRESP (_ADC_CTRL_CHCONMODE_MAXRESP << 29) /**< Shifted mode MAXRESP for ADC_CTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 179 | |
| sahilmgandhi | 18:6a4db94011d3 | 180 | /* Bit fields for ADC CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 181 | #define _ADC_CMD_RESETVALUE 0x00000000UL /**< Default value for ADC_CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 182 | #define _ADC_CMD_MASK 0x0000000FUL /**< Mask for ADC_CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 183 | #define ADC_CMD_SINGLESTART (0x1UL << 0) /**< Single Channel Conversion Start */ |
| sahilmgandhi | 18:6a4db94011d3 | 184 | #define _ADC_CMD_SINGLESTART_SHIFT 0 /**< Shift value for ADC_SINGLESTART */ |
| sahilmgandhi | 18:6a4db94011d3 | 185 | #define _ADC_CMD_SINGLESTART_MASK 0x1UL /**< Bit mask for ADC_SINGLESTART */ |
| sahilmgandhi | 18:6a4db94011d3 | 186 | #define _ADC_CMD_SINGLESTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 187 | #define ADC_CMD_SINGLESTART_DEFAULT (_ADC_CMD_SINGLESTART_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 188 | #define ADC_CMD_SINGLESTOP (0x1UL << 1) /**< Single Channel Conversion Stop */ |
| sahilmgandhi | 18:6a4db94011d3 | 189 | #define _ADC_CMD_SINGLESTOP_SHIFT 1 /**< Shift value for ADC_SINGLESTOP */ |
| sahilmgandhi | 18:6a4db94011d3 | 190 | #define _ADC_CMD_SINGLESTOP_MASK 0x2UL /**< Bit mask for ADC_SINGLESTOP */ |
| sahilmgandhi | 18:6a4db94011d3 | 191 | #define _ADC_CMD_SINGLESTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 192 | #define ADC_CMD_SINGLESTOP_DEFAULT (_ADC_CMD_SINGLESTOP_DEFAULT << 1) /**< Shifted mode DEFAULT for ADC_CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 193 | #define ADC_CMD_SCANSTART (0x1UL << 2) /**< Scan Sequence Start */ |
| sahilmgandhi | 18:6a4db94011d3 | 194 | #define _ADC_CMD_SCANSTART_SHIFT 2 /**< Shift value for ADC_SCANSTART */ |
| sahilmgandhi | 18:6a4db94011d3 | 195 | #define _ADC_CMD_SCANSTART_MASK 0x4UL /**< Bit mask for ADC_SCANSTART */ |
| sahilmgandhi | 18:6a4db94011d3 | 196 | #define _ADC_CMD_SCANSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 197 | #define ADC_CMD_SCANSTART_DEFAULT (_ADC_CMD_SCANSTART_DEFAULT << 2) /**< Shifted mode DEFAULT for ADC_CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 198 | #define ADC_CMD_SCANSTOP (0x1UL << 3) /**< Scan Sequence Stop */ |
| sahilmgandhi | 18:6a4db94011d3 | 199 | #define _ADC_CMD_SCANSTOP_SHIFT 3 /**< Shift value for ADC_SCANSTOP */ |
| sahilmgandhi | 18:6a4db94011d3 | 200 | #define _ADC_CMD_SCANSTOP_MASK 0x8UL /**< Bit mask for ADC_SCANSTOP */ |
| sahilmgandhi | 18:6a4db94011d3 | 201 | #define _ADC_CMD_SCANSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 202 | #define ADC_CMD_SCANSTOP_DEFAULT (_ADC_CMD_SCANSTOP_DEFAULT << 3) /**< Shifted mode DEFAULT for ADC_CMD */ |
| sahilmgandhi | 18:6a4db94011d3 | 203 | |
| sahilmgandhi | 18:6a4db94011d3 | 204 | /* Bit fields for ADC STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 205 | #define _ADC_STATUS_RESETVALUE 0x00000000UL /**< Default value for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 206 | #define _ADC_STATUS_MASK 0x00031F03UL /**< Mask for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 207 | #define ADC_STATUS_SINGLEACT (0x1UL << 0) /**< Single Channel Conversion Active */ |
| sahilmgandhi | 18:6a4db94011d3 | 208 | #define _ADC_STATUS_SINGLEACT_SHIFT 0 /**< Shift value for ADC_SINGLEACT */ |
| sahilmgandhi | 18:6a4db94011d3 | 209 | #define _ADC_STATUS_SINGLEACT_MASK 0x1UL /**< Bit mask for ADC_SINGLEACT */ |
| sahilmgandhi | 18:6a4db94011d3 | 210 | #define _ADC_STATUS_SINGLEACT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 211 | #define ADC_STATUS_SINGLEACT_DEFAULT (_ADC_STATUS_SINGLEACT_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 212 | #define ADC_STATUS_SCANACT (0x1UL << 1) /**< Scan Conversion Active */ |
| sahilmgandhi | 18:6a4db94011d3 | 213 | #define _ADC_STATUS_SCANACT_SHIFT 1 /**< Shift value for ADC_SCANACT */ |
| sahilmgandhi | 18:6a4db94011d3 | 214 | #define _ADC_STATUS_SCANACT_MASK 0x2UL /**< Bit mask for ADC_SCANACT */ |
| sahilmgandhi | 18:6a4db94011d3 | 215 | #define _ADC_STATUS_SCANACT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 216 | #define ADC_STATUS_SCANACT_DEFAULT (_ADC_STATUS_SCANACT_DEFAULT << 1) /**< Shifted mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 217 | #define ADC_STATUS_SINGLEREFWARM (0x1UL << 8) /**< Single Channel Reference Warmed Up */ |
| sahilmgandhi | 18:6a4db94011d3 | 218 | #define _ADC_STATUS_SINGLEREFWARM_SHIFT 8 /**< Shift value for ADC_SINGLEREFWARM */ |
| sahilmgandhi | 18:6a4db94011d3 | 219 | #define _ADC_STATUS_SINGLEREFWARM_MASK 0x100UL /**< Bit mask for ADC_SINGLEREFWARM */ |
| sahilmgandhi | 18:6a4db94011d3 | 220 | #define _ADC_STATUS_SINGLEREFWARM_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 221 | #define ADC_STATUS_SINGLEREFWARM_DEFAULT (_ADC_STATUS_SINGLEREFWARM_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 222 | #define ADC_STATUS_SCANREFWARM (0x1UL << 9) /**< Scan Reference Warmed Up */ |
| sahilmgandhi | 18:6a4db94011d3 | 223 | #define _ADC_STATUS_SCANREFWARM_SHIFT 9 /**< Shift value for ADC_SCANREFWARM */ |
| sahilmgandhi | 18:6a4db94011d3 | 224 | #define _ADC_STATUS_SCANREFWARM_MASK 0x200UL /**< Bit mask for ADC_SCANREFWARM */ |
| sahilmgandhi | 18:6a4db94011d3 | 225 | #define _ADC_STATUS_SCANREFWARM_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 226 | #define ADC_STATUS_SCANREFWARM_DEFAULT (_ADC_STATUS_SCANREFWARM_DEFAULT << 9) /**< Shifted mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 227 | #define _ADC_STATUS_PROGERR_SHIFT 10 /**< Shift value for ADC_PROGERR */ |
| sahilmgandhi | 18:6a4db94011d3 | 228 | #define _ADC_STATUS_PROGERR_MASK 0xC00UL /**< Bit mask for ADC_PROGERR */ |
| sahilmgandhi | 18:6a4db94011d3 | 229 | #define _ADC_STATUS_PROGERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 230 | #define _ADC_STATUS_PROGERR_BUSCONF 0x00000001UL /**< Mode BUSCONF for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 231 | #define _ADC_STATUS_PROGERR_NEGSELCONF 0x00000002UL /**< Mode NEGSELCONF for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 232 | #define ADC_STATUS_PROGERR_DEFAULT (_ADC_STATUS_PROGERR_DEFAULT << 10) /**< Shifted mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 233 | #define ADC_STATUS_PROGERR_BUSCONF (_ADC_STATUS_PROGERR_BUSCONF << 10) /**< Shifted mode BUSCONF for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 234 | #define ADC_STATUS_PROGERR_NEGSELCONF (_ADC_STATUS_PROGERR_NEGSELCONF << 10) /**< Shifted mode NEGSELCONF for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 235 | #define ADC_STATUS_WARM (0x1UL << 12) /**< ADC Warmed Up */ |
| sahilmgandhi | 18:6a4db94011d3 | 236 | #define _ADC_STATUS_WARM_SHIFT 12 /**< Shift value for ADC_WARM */ |
| sahilmgandhi | 18:6a4db94011d3 | 237 | #define _ADC_STATUS_WARM_MASK 0x1000UL /**< Bit mask for ADC_WARM */ |
| sahilmgandhi | 18:6a4db94011d3 | 238 | #define _ADC_STATUS_WARM_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 239 | #define ADC_STATUS_WARM_DEFAULT (_ADC_STATUS_WARM_DEFAULT << 12) /**< Shifted mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 240 | #define ADC_STATUS_SINGLEDV (0x1UL << 16) /**< Single Channel Data Valid */ |
| sahilmgandhi | 18:6a4db94011d3 | 241 | #define _ADC_STATUS_SINGLEDV_SHIFT 16 /**< Shift value for ADC_SINGLEDV */ |
| sahilmgandhi | 18:6a4db94011d3 | 242 | #define _ADC_STATUS_SINGLEDV_MASK 0x10000UL /**< Bit mask for ADC_SINGLEDV */ |
| sahilmgandhi | 18:6a4db94011d3 | 243 | #define _ADC_STATUS_SINGLEDV_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 244 | #define ADC_STATUS_SINGLEDV_DEFAULT (_ADC_STATUS_SINGLEDV_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 245 | #define ADC_STATUS_SCANDV (0x1UL << 17) /**< Scan Data Valid */ |
| sahilmgandhi | 18:6a4db94011d3 | 246 | #define _ADC_STATUS_SCANDV_SHIFT 17 /**< Shift value for ADC_SCANDV */ |
| sahilmgandhi | 18:6a4db94011d3 | 247 | #define _ADC_STATUS_SCANDV_MASK 0x20000UL /**< Bit mask for ADC_SCANDV */ |
| sahilmgandhi | 18:6a4db94011d3 | 248 | #define _ADC_STATUS_SCANDV_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 249 | #define ADC_STATUS_SCANDV_DEFAULT (_ADC_STATUS_SCANDV_DEFAULT << 17) /**< Shifted mode DEFAULT for ADC_STATUS */ |
| sahilmgandhi | 18:6a4db94011d3 | 250 | |
| sahilmgandhi | 18:6a4db94011d3 | 251 | /* Bit fields for ADC SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 252 | #define _ADC_SINGLECTRL_RESETVALUE 0x00FFFF00UL /**< Default value for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 253 | #define _ADC_SINGLECTRL_MASK 0xAFFFFFFFUL /**< Mask for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 254 | #define ADC_SINGLECTRL_REP (0x1UL << 0) /**< Single Channel Repetitive Mode */ |
| sahilmgandhi | 18:6a4db94011d3 | 255 | #define _ADC_SINGLECTRL_REP_SHIFT 0 /**< Shift value for ADC_REP */ |
| sahilmgandhi | 18:6a4db94011d3 | 256 | #define _ADC_SINGLECTRL_REP_MASK 0x1UL /**< Bit mask for ADC_REP */ |
| sahilmgandhi | 18:6a4db94011d3 | 257 | #define _ADC_SINGLECTRL_REP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 258 | #define ADC_SINGLECTRL_REP_DEFAULT (_ADC_SINGLECTRL_REP_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 259 | #define ADC_SINGLECTRL_DIFF (0x1UL << 1) /**< Single Channel Differential Mode */ |
| sahilmgandhi | 18:6a4db94011d3 | 260 | #define _ADC_SINGLECTRL_DIFF_SHIFT 1 /**< Shift value for ADC_DIFF */ |
| sahilmgandhi | 18:6a4db94011d3 | 261 | #define _ADC_SINGLECTRL_DIFF_MASK 0x2UL /**< Bit mask for ADC_DIFF */ |
| sahilmgandhi | 18:6a4db94011d3 | 262 | #define _ADC_SINGLECTRL_DIFF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 263 | #define ADC_SINGLECTRL_DIFF_DEFAULT (_ADC_SINGLECTRL_DIFF_DEFAULT << 1) /**< Shifted mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 264 | #define ADC_SINGLECTRL_ADJ (0x1UL << 2) /**< Single Channel Result Adjustment */ |
| sahilmgandhi | 18:6a4db94011d3 | 265 | #define _ADC_SINGLECTRL_ADJ_SHIFT 2 /**< Shift value for ADC_ADJ */ |
| sahilmgandhi | 18:6a4db94011d3 | 266 | #define _ADC_SINGLECTRL_ADJ_MASK 0x4UL /**< Bit mask for ADC_ADJ */ |
| sahilmgandhi | 18:6a4db94011d3 | 267 | #define _ADC_SINGLECTRL_ADJ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 268 | #define _ADC_SINGLECTRL_ADJ_RIGHT 0x00000000UL /**< Mode RIGHT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 269 | #define _ADC_SINGLECTRL_ADJ_LEFT 0x00000001UL /**< Mode LEFT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 270 | #define ADC_SINGLECTRL_ADJ_DEFAULT (_ADC_SINGLECTRL_ADJ_DEFAULT << 2) /**< Shifted mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 271 | #define ADC_SINGLECTRL_ADJ_RIGHT (_ADC_SINGLECTRL_ADJ_RIGHT << 2) /**< Shifted mode RIGHT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 272 | #define ADC_SINGLECTRL_ADJ_LEFT (_ADC_SINGLECTRL_ADJ_LEFT << 2) /**< Shifted mode LEFT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 273 | #define _ADC_SINGLECTRL_RES_SHIFT 3 /**< Shift value for ADC_RES */ |
| sahilmgandhi | 18:6a4db94011d3 | 274 | #define _ADC_SINGLECTRL_RES_MASK 0x18UL /**< Bit mask for ADC_RES */ |
| sahilmgandhi | 18:6a4db94011d3 | 275 | #define _ADC_SINGLECTRL_RES_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 276 | #define _ADC_SINGLECTRL_RES_12BIT 0x00000000UL /**< Mode 12BIT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 277 | #define _ADC_SINGLECTRL_RES_8BIT 0x00000001UL /**< Mode 8BIT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 278 | #define _ADC_SINGLECTRL_RES_6BIT 0x00000002UL /**< Mode 6BIT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 279 | #define _ADC_SINGLECTRL_RES_OVS 0x00000003UL /**< Mode OVS for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 280 | #define ADC_SINGLECTRL_RES_DEFAULT (_ADC_SINGLECTRL_RES_DEFAULT << 3) /**< Shifted mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 281 | #define ADC_SINGLECTRL_RES_12BIT (_ADC_SINGLECTRL_RES_12BIT << 3) /**< Shifted mode 12BIT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 282 | #define ADC_SINGLECTRL_RES_8BIT (_ADC_SINGLECTRL_RES_8BIT << 3) /**< Shifted mode 8BIT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 283 | #define ADC_SINGLECTRL_RES_6BIT (_ADC_SINGLECTRL_RES_6BIT << 3) /**< Shifted mode 6BIT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 284 | #define ADC_SINGLECTRL_RES_OVS (_ADC_SINGLECTRL_RES_OVS << 3) /**< Shifted mode OVS for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 285 | #define _ADC_SINGLECTRL_REF_SHIFT 5 /**< Shift value for ADC_REF */ |
| sahilmgandhi | 18:6a4db94011d3 | 286 | #define _ADC_SINGLECTRL_REF_MASK 0xE0UL /**< Bit mask for ADC_REF */ |
| sahilmgandhi | 18:6a4db94011d3 | 287 | #define _ADC_SINGLECTRL_REF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 288 | #define _ADC_SINGLECTRL_REF_1V25 0x00000000UL /**< Mode 1V25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 289 | #define _ADC_SINGLECTRL_REF_2V5 0x00000001UL /**< Mode 2V5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 290 | #define _ADC_SINGLECTRL_REF_VDD 0x00000002UL /**< Mode VDD for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 291 | #define _ADC_SINGLECTRL_REF_5V 0x00000003UL /**< Mode 5V for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 292 | #define _ADC_SINGLECTRL_REF_EXTSINGLE 0x00000004UL /**< Mode EXTSINGLE for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 293 | #define _ADC_SINGLECTRL_REF_2XEXTDIFF 0x00000005UL /**< Mode 2XEXTDIFF for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 294 | #define _ADC_SINGLECTRL_REF_2XVDD 0x00000006UL /**< Mode 2XVDD for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 295 | #define _ADC_SINGLECTRL_REF_CONF 0x00000007UL /**< Mode CONF for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 296 | #define ADC_SINGLECTRL_REF_DEFAULT (_ADC_SINGLECTRL_REF_DEFAULT << 5) /**< Shifted mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 297 | #define ADC_SINGLECTRL_REF_1V25 (_ADC_SINGLECTRL_REF_1V25 << 5) /**< Shifted mode 1V25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 298 | #define ADC_SINGLECTRL_REF_2V5 (_ADC_SINGLECTRL_REF_2V5 << 5) /**< Shifted mode 2V5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 299 | #define ADC_SINGLECTRL_REF_VDD (_ADC_SINGLECTRL_REF_VDD << 5) /**< Shifted mode VDD for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 300 | #define ADC_SINGLECTRL_REF_5V (_ADC_SINGLECTRL_REF_5V << 5) /**< Shifted mode 5V for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 301 | #define ADC_SINGLECTRL_REF_EXTSINGLE (_ADC_SINGLECTRL_REF_EXTSINGLE << 5) /**< Shifted mode EXTSINGLE for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 302 | #define ADC_SINGLECTRL_REF_2XEXTDIFF (_ADC_SINGLECTRL_REF_2XEXTDIFF << 5) /**< Shifted mode 2XEXTDIFF for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 303 | #define ADC_SINGLECTRL_REF_2XVDD (_ADC_SINGLECTRL_REF_2XVDD << 5) /**< Shifted mode 2XVDD for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 304 | #define ADC_SINGLECTRL_REF_CONF (_ADC_SINGLECTRL_REF_CONF << 5) /**< Shifted mode CONF for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 305 | #define _ADC_SINGLECTRL_POSSEL_SHIFT 8 /**< Shift value for ADC_POSSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 306 | #define _ADC_SINGLECTRL_POSSEL_MASK 0xFF00UL /**< Bit mask for ADC_POSSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 307 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH0 0x00000000UL /**< Mode APORT0XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 308 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH1 0x00000001UL /**< Mode APORT0XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 309 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH2 0x00000002UL /**< Mode APORT0XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 310 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH3 0x00000003UL /**< Mode APORT0XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 311 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH4 0x00000004UL /**< Mode APORT0XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 312 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH5 0x00000005UL /**< Mode APORT0XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 313 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH6 0x00000006UL /**< Mode APORT0XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 314 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH7 0x00000007UL /**< Mode APORT0XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 315 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH8 0x00000008UL /**< Mode APORT0XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 316 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH9 0x00000009UL /**< Mode APORT0XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 317 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH10 0x0000000AUL /**< Mode APORT0XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 318 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH11 0x0000000BUL /**< Mode APORT0XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 319 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH12 0x0000000CUL /**< Mode APORT0XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 320 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH13 0x0000000DUL /**< Mode APORT0XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 321 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH14 0x0000000EUL /**< Mode APORT0XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 322 | #define _ADC_SINGLECTRL_POSSEL_APORT0XCH15 0x0000000FUL /**< Mode APORT0XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 323 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH0 0x00000010UL /**< Mode APORT0YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 324 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH1 0x00000011UL /**< Mode APORT0YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 325 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH2 0x00000012UL /**< Mode APORT0YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 326 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH3 0x00000013UL /**< Mode APORT0YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 327 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH4 0x00000014UL /**< Mode APORT0YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 328 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH5 0x00000015UL /**< Mode APORT0YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 329 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH6 0x00000016UL /**< Mode APORT0YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 330 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH7 0x00000017UL /**< Mode APORT0YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 331 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH8 0x00000018UL /**< Mode APORT0YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 332 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH9 0x00000019UL /**< Mode APORT0YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 333 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH10 0x0000001AUL /**< Mode APORT0YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 334 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH11 0x0000001BUL /**< Mode APORT0YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 335 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH12 0x0000001CUL /**< Mode APORT0YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 336 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH13 0x0000001DUL /**< Mode APORT0YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 337 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH14 0x0000001EUL /**< Mode APORT0YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 338 | #define _ADC_SINGLECTRL_POSSEL_APORT0YCH15 0x0000001FUL /**< Mode APORT0YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 339 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH0 0x00000020UL /**< Mode APORT1XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 340 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH1 0x00000021UL /**< Mode APORT1YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 341 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH2 0x00000022UL /**< Mode APORT1XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 342 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH3 0x00000023UL /**< Mode APORT1YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 343 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH4 0x00000024UL /**< Mode APORT1XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 344 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH5 0x00000025UL /**< Mode APORT1YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 345 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH6 0x00000026UL /**< Mode APORT1XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 346 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH7 0x00000027UL /**< Mode APORT1YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 347 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH8 0x00000028UL /**< Mode APORT1XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 348 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH9 0x00000029UL /**< Mode APORT1YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 349 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH10 0x0000002AUL /**< Mode APORT1XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 350 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH11 0x0000002BUL /**< Mode APORT1YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 351 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH12 0x0000002CUL /**< Mode APORT1XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 352 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH13 0x0000002DUL /**< Mode APORT1YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 353 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH14 0x0000002EUL /**< Mode APORT1XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 354 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH15 0x0000002FUL /**< Mode APORT1YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 355 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH16 0x00000030UL /**< Mode APORT1XCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 356 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH17 0x00000031UL /**< Mode APORT1YCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 357 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH18 0x00000032UL /**< Mode APORT1XCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 358 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH19 0x00000033UL /**< Mode APORT1YCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 359 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH20 0x00000034UL /**< Mode APORT1XCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 360 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH21 0x00000035UL /**< Mode APORT1YCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 361 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH22 0x00000036UL /**< Mode APORT1XCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 362 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH23 0x00000037UL /**< Mode APORT1YCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 363 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH24 0x00000038UL /**< Mode APORT1XCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 364 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH25 0x00000039UL /**< Mode APORT1YCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 365 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH26 0x0000003AUL /**< Mode APORT1XCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 366 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH27 0x0000003BUL /**< Mode APORT1YCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 367 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH28 0x0000003CUL /**< Mode APORT1XCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 368 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH29 0x0000003DUL /**< Mode APORT1YCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 369 | #define _ADC_SINGLECTRL_POSSEL_APORT1XCH30 0x0000003EUL /**< Mode APORT1XCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 370 | #define _ADC_SINGLECTRL_POSSEL_APORT1YCH31 0x0000003FUL /**< Mode APORT1YCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 371 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH0 0x00000040UL /**< Mode APORT2YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 372 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH1 0x00000041UL /**< Mode APORT2XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 373 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH2 0x00000042UL /**< Mode APORT2YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 374 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH3 0x00000043UL /**< Mode APORT2XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 375 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH4 0x00000044UL /**< Mode APORT2YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 376 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH5 0x00000045UL /**< Mode APORT2XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 377 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH6 0x00000046UL /**< Mode APORT2YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 378 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH7 0x00000047UL /**< Mode APORT2XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 379 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH8 0x00000048UL /**< Mode APORT2YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 380 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH9 0x00000049UL /**< Mode APORT2XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 381 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH10 0x0000004AUL /**< Mode APORT2YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 382 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH11 0x0000004BUL /**< Mode APORT2XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 383 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH12 0x0000004CUL /**< Mode APORT2YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 384 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH13 0x0000004DUL /**< Mode APORT2XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 385 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH14 0x0000004EUL /**< Mode APORT2YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 386 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH15 0x0000004FUL /**< Mode APORT2XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 387 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH16 0x00000050UL /**< Mode APORT2YCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 388 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH17 0x00000051UL /**< Mode APORT2XCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 389 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH18 0x00000052UL /**< Mode APORT2YCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 390 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH19 0x00000053UL /**< Mode APORT2XCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 391 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH20 0x00000054UL /**< Mode APORT2YCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 392 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH21 0x00000055UL /**< Mode APORT2XCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 393 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH22 0x00000056UL /**< Mode APORT2YCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 394 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH23 0x00000057UL /**< Mode APORT2XCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 395 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH24 0x00000058UL /**< Mode APORT2YCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 396 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH25 0x00000059UL /**< Mode APORT2XCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 397 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH26 0x0000005AUL /**< Mode APORT2YCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 398 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH27 0x0000005BUL /**< Mode APORT2XCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 399 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH28 0x0000005CUL /**< Mode APORT2YCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 400 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH29 0x0000005DUL /**< Mode APORT2XCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 401 | #define _ADC_SINGLECTRL_POSSEL_APORT2YCH30 0x0000005EUL /**< Mode APORT2YCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 402 | #define _ADC_SINGLECTRL_POSSEL_APORT2XCH31 0x0000005FUL /**< Mode APORT2XCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 403 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH0 0x00000060UL /**< Mode APORT3XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 404 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH1 0x00000061UL /**< Mode APORT3YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 405 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH2 0x00000062UL /**< Mode APORT3XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 406 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH3 0x00000063UL /**< Mode APORT3YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 407 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH4 0x00000064UL /**< Mode APORT3XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 408 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH5 0x00000065UL /**< Mode APORT3YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 409 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH6 0x00000066UL /**< Mode APORT3XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 410 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH7 0x00000067UL /**< Mode APORT3YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 411 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH8 0x00000068UL /**< Mode APORT3XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 412 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH9 0x00000069UL /**< Mode APORT3YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 413 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH10 0x0000006AUL /**< Mode APORT3XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 414 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH11 0x0000006BUL /**< Mode APORT3YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 415 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH12 0x0000006CUL /**< Mode APORT3XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 416 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH13 0x0000006DUL /**< Mode APORT3YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 417 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH14 0x0000006EUL /**< Mode APORT3XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 418 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH15 0x0000006FUL /**< Mode APORT3YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 419 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH16 0x00000070UL /**< Mode APORT3XCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 420 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH17 0x00000071UL /**< Mode APORT3YCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 421 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH18 0x00000072UL /**< Mode APORT3XCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 422 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH19 0x00000073UL /**< Mode APORT3YCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 423 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH20 0x00000074UL /**< Mode APORT3XCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 424 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH21 0x00000075UL /**< Mode APORT3YCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 425 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH22 0x00000076UL /**< Mode APORT3XCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 426 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH23 0x00000077UL /**< Mode APORT3YCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 427 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH24 0x00000078UL /**< Mode APORT3XCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 428 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH25 0x00000079UL /**< Mode APORT3YCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 429 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH26 0x0000007AUL /**< Mode APORT3XCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 430 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH27 0x0000007BUL /**< Mode APORT3YCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 431 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH28 0x0000007CUL /**< Mode APORT3XCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 432 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH29 0x0000007DUL /**< Mode APORT3YCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 433 | #define _ADC_SINGLECTRL_POSSEL_APORT3XCH30 0x0000007EUL /**< Mode APORT3XCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 434 | #define _ADC_SINGLECTRL_POSSEL_APORT3YCH31 0x0000007FUL /**< Mode APORT3YCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 435 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH0 0x00000080UL /**< Mode APORT4YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 436 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH1 0x00000081UL /**< Mode APORT4XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 437 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH2 0x00000082UL /**< Mode APORT4YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 438 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH3 0x00000083UL /**< Mode APORT4XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 439 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH4 0x00000084UL /**< Mode APORT4YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 440 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH5 0x00000085UL /**< Mode APORT4XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 441 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH6 0x00000086UL /**< Mode APORT4YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 442 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH7 0x00000087UL /**< Mode APORT4XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 443 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH8 0x00000088UL /**< Mode APORT4YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 444 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH9 0x00000089UL /**< Mode APORT4XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 445 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH10 0x0000008AUL /**< Mode APORT4YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 446 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH11 0x0000008BUL /**< Mode APORT4XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 447 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH12 0x0000008CUL /**< Mode APORT4YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 448 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH13 0x0000008DUL /**< Mode APORT4XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 449 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH14 0x0000008EUL /**< Mode APORT4YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 450 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH15 0x0000008FUL /**< Mode APORT4XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 451 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH16 0x00000090UL /**< Mode APORT4YCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 452 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH17 0x00000091UL /**< Mode APORT4XCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 453 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH18 0x00000092UL /**< Mode APORT4YCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 454 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH19 0x00000093UL /**< Mode APORT4XCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 455 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH20 0x00000094UL /**< Mode APORT4YCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 456 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH21 0x00000095UL /**< Mode APORT4XCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 457 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH22 0x00000096UL /**< Mode APORT4YCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 458 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH23 0x00000097UL /**< Mode APORT4XCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 459 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH24 0x00000098UL /**< Mode APORT4YCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 460 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH25 0x00000099UL /**< Mode APORT4XCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 461 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH26 0x0000009AUL /**< Mode APORT4YCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 462 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH27 0x0000009BUL /**< Mode APORT4XCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 463 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH28 0x0000009CUL /**< Mode APORT4YCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 464 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH29 0x0000009DUL /**< Mode APORT4XCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 465 | #define _ADC_SINGLECTRL_POSSEL_APORT4YCH30 0x0000009EUL /**< Mode APORT4YCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 466 | #define _ADC_SINGLECTRL_POSSEL_APORT4XCH31 0x0000009FUL /**< Mode APORT4XCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 467 | #define _ADC_SINGLECTRL_POSSEL_AVDD 0x000000E0UL /**< Mode AVDD for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 468 | #define _ADC_SINGLECTRL_POSSEL_BU 0x000000E1UL /**< Mode BU for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 469 | #define _ADC_SINGLECTRL_POSSEL_AREG 0x000000E2UL /**< Mode AREG for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 470 | #define _ADC_SINGLECTRL_POSSEL_VREGOUTPA 0x000000E3UL /**< Mode VREGOUTPA for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 471 | #define _ADC_SINGLECTRL_POSSEL_PDBU 0x000000E4UL /**< Mode PDBU for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 472 | #define _ADC_SINGLECTRL_POSSEL_IO0 0x000000E5UL /**< Mode IO0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 473 | #define _ADC_SINGLECTRL_POSSEL_IO1 0x000000E6UL /**< Mode IO1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 474 | #define _ADC_SINGLECTRL_POSSEL_VSP 0x000000E7UL /**< Mode VSP for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 475 | #define _ADC_SINGLECTRL_POSSEL_OPA2 0x000000F2UL /**< Mode OPA2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 476 | #define _ADC_SINGLECTRL_POSSEL_TEMP 0x000000F3UL /**< Mode TEMP for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 477 | #define _ADC_SINGLECTRL_POSSEL_DAC0OUT0 0x000000F4UL /**< Mode DAC0OUT0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 478 | #define _ADC_SINGLECTRL_POSSEL_TESTP 0x000000F5UL /**< Mode TESTP for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 479 | #define _ADC_SINGLECTRL_POSSEL_SP1 0x000000F6UL /**< Mode SP1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 480 | #define _ADC_SINGLECTRL_POSSEL_SP2 0x000000F7UL /**< Mode SP2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 481 | #define _ADC_SINGLECTRL_POSSEL_DAC0OUT1 0x000000F8UL /**< Mode DAC0OUT1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 482 | #define _ADC_SINGLECTRL_POSSEL_SUBLSB 0x000000F9UL /**< Mode SUBLSB for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 483 | #define _ADC_SINGLECTRL_POSSEL_OPA3 0x000000FAUL /**< Mode OPA3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 484 | #define _ADC_SINGLECTRL_POSSEL_DEFAULT 0x000000FFUL /**< Mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 485 | #define _ADC_SINGLECTRL_POSSEL_VSS 0x000000FFUL /**< Mode VSS for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 486 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH0 (_ADC_SINGLECTRL_POSSEL_APORT0XCH0 << 8) /**< Shifted mode APORT0XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 487 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH1 (_ADC_SINGLECTRL_POSSEL_APORT0XCH1 << 8) /**< Shifted mode APORT0XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 488 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH2 (_ADC_SINGLECTRL_POSSEL_APORT0XCH2 << 8) /**< Shifted mode APORT0XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 489 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH3 (_ADC_SINGLECTRL_POSSEL_APORT0XCH3 << 8) /**< Shifted mode APORT0XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 490 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH4 (_ADC_SINGLECTRL_POSSEL_APORT0XCH4 << 8) /**< Shifted mode APORT0XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 491 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH5 (_ADC_SINGLECTRL_POSSEL_APORT0XCH5 << 8) /**< Shifted mode APORT0XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 492 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH6 (_ADC_SINGLECTRL_POSSEL_APORT0XCH6 << 8) /**< Shifted mode APORT0XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 493 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH7 (_ADC_SINGLECTRL_POSSEL_APORT0XCH7 << 8) /**< Shifted mode APORT0XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 494 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH8 (_ADC_SINGLECTRL_POSSEL_APORT0XCH8 << 8) /**< Shifted mode APORT0XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 495 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH9 (_ADC_SINGLECTRL_POSSEL_APORT0XCH9 << 8) /**< Shifted mode APORT0XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 496 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH10 (_ADC_SINGLECTRL_POSSEL_APORT0XCH10 << 8) /**< Shifted mode APORT0XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 497 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH11 (_ADC_SINGLECTRL_POSSEL_APORT0XCH11 << 8) /**< Shifted mode APORT0XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 498 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH12 (_ADC_SINGLECTRL_POSSEL_APORT0XCH12 << 8) /**< Shifted mode APORT0XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 499 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH13 (_ADC_SINGLECTRL_POSSEL_APORT0XCH13 << 8) /**< Shifted mode APORT0XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 500 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH14 (_ADC_SINGLECTRL_POSSEL_APORT0XCH14 << 8) /**< Shifted mode APORT0XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 501 | #define ADC_SINGLECTRL_POSSEL_APORT0XCH15 (_ADC_SINGLECTRL_POSSEL_APORT0XCH15 << 8) /**< Shifted mode APORT0XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 502 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH0 (_ADC_SINGLECTRL_POSSEL_APORT0YCH0 << 8) /**< Shifted mode APORT0YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 503 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH1 (_ADC_SINGLECTRL_POSSEL_APORT0YCH1 << 8) /**< Shifted mode APORT0YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 504 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH2 (_ADC_SINGLECTRL_POSSEL_APORT0YCH2 << 8) /**< Shifted mode APORT0YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 505 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH3 (_ADC_SINGLECTRL_POSSEL_APORT0YCH3 << 8) /**< Shifted mode APORT0YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 506 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH4 (_ADC_SINGLECTRL_POSSEL_APORT0YCH4 << 8) /**< Shifted mode APORT0YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 507 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH5 (_ADC_SINGLECTRL_POSSEL_APORT0YCH5 << 8) /**< Shifted mode APORT0YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 508 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH6 (_ADC_SINGLECTRL_POSSEL_APORT0YCH6 << 8) /**< Shifted mode APORT0YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 509 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH7 (_ADC_SINGLECTRL_POSSEL_APORT0YCH7 << 8) /**< Shifted mode APORT0YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 510 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH8 (_ADC_SINGLECTRL_POSSEL_APORT0YCH8 << 8) /**< Shifted mode APORT0YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 511 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH9 (_ADC_SINGLECTRL_POSSEL_APORT0YCH9 << 8) /**< Shifted mode APORT0YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 512 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH10 (_ADC_SINGLECTRL_POSSEL_APORT0YCH10 << 8) /**< Shifted mode APORT0YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 513 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH11 (_ADC_SINGLECTRL_POSSEL_APORT0YCH11 << 8) /**< Shifted mode APORT0YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 514 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH12 (_ADC_SINGLECTRL_POSSEL_APORT0YCH12 << 8) /**< Shifted mode APORT0YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 515 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH13 (_ADC_SINGLECTRL_POSSEL_APORT0YCH13 << 8) /**< Shifted mode APORT0YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 516 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH14 (_ADC_SINGLECTRL_POSSEL_APORT0YCH14 << 8) /**< Shifted mode APORT0YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 517 | #define ADC_SINGLECTRL_POSSEL_APORT0YCH15 (_ADC_SINGLECTRL_POSSEL_APORT0YCH15 << 8) /**< Shifted mode APORT0YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 518 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH0 (_ADC_SINGLECTRL_POSSEL_APORT1XCH0 << 8) /**< Shifted mode APORT1XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 519 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH1 (_ADC_SINGLECTRL_POSSEL_APORT1YCH1 << 8) /**< Shifted mode APORT1YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 520 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH2 (_ADC_SINGLECTRL_POSSEL_APORT1XCH2 << 8) /**< Shifted mode APORT1XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 521 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH3 (_ADC_SINGLECTRL_POSSEL_APORT1YCH3 << 8) /**< Shifted mode APORT1YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 522 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH4 (_ADC_SINGLECTRL_POSSEL_APORT1XCH4 << 8) /**< Shifted mode APORT1XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 523 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH5 (_ADC_SINGLECTRL_POSSEL_APORT1YCH5 << 8) /**< Shifted mode APORT1YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 524 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH6 (_ADC_SINGLECTRL_POSSEL_APORT1XCH6 << 8) /**< Shifted mode APORT1XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 525 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH7 (_ADC_SINGLECTRL_POSSEL_APORT1YCH7 << 8) /**< Shifted mode APORT1YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 526 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH8 (_ADC_SINGLECTRL_POSSEL_APORT1XCH8 << 8) /**< Shifted mode APORT1XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 527 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH9 (_ADC_SINGLECTRL_POSSEL_APORT1YCH9 << 8) /**< Shifted mode APORT1YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 528 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH10 (_ADC_SINGLECTRL_POSSEL_APORT1XCH10 << 8) /**< Shifted mode APORT1XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 529 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH11 (_ADC_SINGLECTRL_POSSEL_APORT1YCH11 << 8) /**< Shifted mode APORT1YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 530 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH12 (_ADC_SINGLECTRL_POSSEL_APORT1XCH12 << 8) /**< Shifted mode APORT1XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 531 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH13 (_ADC_SINGLECTRL_POSSEL_APORT1YCH13 << 8) /**< Shifted mode APORT1YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 532 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH14 (_ADC_SINGLECTRL_POSSEL_APORT1XCH14 << 8) /**< Shifted mode APORT1XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 533 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH15 (_ADC_SINGLECTRL_POSSEL_APORT1YCH15 << 8) /**< Shifted mode APORT1YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 534 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH16 (_ADC_SINGLECTRL_POSSEL_APORT1XCH16 << 8) /**< Shifted mode APORT1XCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 535 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH17 (_ADC_SINGLECTRL_POSSEL_APORT1YCH17 << 8) /**< Shifted mode APORT1YCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 536 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH18 (_ADC_SINGLECTRL_POSSEL_APORT1XCH18 << 8) /**< Shifted mode APORT1XCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 537 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH19 (_ADC_SINGLECTRL_POSSEL_APORT1YCH19 << 8) /**< Shifted mode APORT1YCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 538 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH20 (_ADC_SINGLECTRL_POSSEL_APORT1XCH20 << 8) /**< Shifted mode APORT1XCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 539 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH21 (_ADC_SINGLECTRL_POSSEL_APORT1YCH21 << 8) /**< Shifted mode APORT1YCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 540 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH22 (_ADC_SINGLECTRL_POSSEL_APORT1XCH22 << 8) /**< Shifted mode APORT1XCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 541 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH23 (_ADC_SINGLECTRL_POSSEL_APORT1YCH23 << 8) /**< Shifted mode APORT1YCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 542 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH24 (_ADC_SINGLECTRL_POSSEL_APORT1XCH24 << 8) /**< Shifted mode APORT1XCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 543 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH25 (_ADC_SINGLECTRL_POSSEL_APORT1YCH25 << 8) /**< Shifted mode APORT1YCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 544 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH26 (_ADC_SINGLECTRL_POSSEL_APORT1XCH26 << 8) /**< Shifted mode APORT1XCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 545 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH27 (_ADC_SINGLECTRL_POSSEL_APORT1YCH27 << 8) /**< Shifted mode APORT1YCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 546 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH28 (_ADC_SINGLECTRL_POSSEL_APORT1XCH28 << 8) /**< Shifted mode APORT1XCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 547 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH29 (_ADC_SINGLECTRL_POSSEL_APORT1YCH29 << 8) /**< Shifted mode APORT1YCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 548 | #define ADC_SINGLECTRL_POSSEL_APORT1XCH30 (_ADC_SINGLECTRL_POSSEL_APORT1XCH30 << 8) /**< Shifted mode APORT1XCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 549 | #define ADC_SINGLECTRL_POSSEL_APORT1YCH31 (_ADC_SINGLECTRL_POSSEL_APORT1YCH31 << 8) /**< Shifted mode APORT1YCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 550 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH0 (_ADC_SINGLECTRL_POSSEL_APORT2YCH0 << 8) /**< Shifted mode APORT2YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 551 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH1 (_ADC_SINGLECTRL_POSSEL_APORT2XCH1 << 8) /**< Shifted mode APORT2XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 552 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH2 (_ADC_SINGLECTRL_POSSEL_APORT2YCH2 << 8) /**< Shifted mode APORT2YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 553 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH3 (_ADC_SINGLECTRL_POSSEL_APORT2XCH3 << 8) /**< Shifted mode APORT2XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 554 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH4 (_ADC_SINGLECTRL_POSSEL_APORT2YCH4 << 8) /**< Shifted mode APORT2YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 555 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH5 (_ADC_SINGLECTRL_POSSEL_APORT2XCH5 << 8) /**< Shifted mode APORT2XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 556 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH6 (_ADC_SINGLECTRL_POSSEL_APORT2YCH6 << 8) /**< Shifted mode APORT2YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 557 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH7 (_ADC_SINGLECTRL_POSSEL_APORT2XCH7 << 8) /**< Shifted mode APORT2XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 558 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH8 (_ADC_SINGLECTRL_POSSEL_APORT2YCH8 << 8) /**< Shifted mode APORT2YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 559 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH9 (_ADC_SINGLECTRL_POSSEL_APORT2XCH9 << 8) /**< Shifted mode APORT2XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 560 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH10 (_ADC_SINGLECTRL_POSSEL_APORT2YCH10 << 8) /**< Shifted mode APORT2YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 561 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH11 (_ADC_SINGLECTRL_POSSEL_APORT2XCH11 << 8) /**< Shifted mode APORT2XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 562 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH12 (_ADC_SINGLECTRL_POSSEL_APORT2YCH12 << 8) /**< Shifted mode APORT2YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 563 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH13 (_ADC_SINGLECTRL_POSSEL_APORT2XCH13 << 8) /**< Shifted mode APORT2XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 564 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH14 (_ADC_SINGLECTRL_POSSEL_APORT2YCH14 << 8) /**< Shifted mode APORT2YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 565 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH15 (_ADC_SINGLECTRL_POSSEL_APORT2XCH15 << 8) /**< Shifted mode APORT2XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 566 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH16 (_ADC_SINGLECTRL_POSSEL_APORT2YCH16 << 8) /**< Shifted mode APORT2YCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 567 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH17 (_ADC_SINGLECTRL_POSSEL_APORT2XCH17 << 8) /**< Shifted mode APORT2XCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 568 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH18 (_ADC_SINGLECTRL_POSSEL_APORT2YCH18 << 8) /**< Shifted mode APORT2YCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 569 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH19 (_ADC_SINGLECTRL_POSSEL_APORT2XCH19 << 8) /**< Shifted mode APORT2XCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 570 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH20 (_ADC_SINGLECTRL_POSSEL_APORT2YCH20 << 8) /**< Shifted mode APORT2YCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 571 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH21 (_ADC_SINGLECTRL_POSSEL_APORT2XCH21 << 8) /**< Shifted mode APORT2XCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 572 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH22 (_ADC_SINGLECTRL_POSSEL_APORT2YCH22 << 8) /**< Shifted mode APORT2YCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 573 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH23 (_ADC_SINGLECTRL_POSSEL_APORT2XCH23 << 8) /**< Shifted mode APORT2XCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 574 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH24 (_ADC_SINGLECTRL_POSSEL_APORT2YCH24 << 8) /**< Shifted mode APORT2YCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 575 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH25 (_ADC_SINGLECTRL_POSSEL_APORT2XCH25 << 8) /**< Shifted mode APORT2XCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 576 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH26 (_ADC_SINGLECTRL_POSSEL_APORT2YCH26 << 8) /**< Shifted mode APORT2YCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 577 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH27 (_ADC_SINGLECTRL_POSSEL_APORT2XCH27 << 8) /**< Shifted mode APORT2XCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 578 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH28 (_ADC_SINGLECTRL_POSSEL_APORT2YCH28 << 8) /**< Shifted mode APORT2YCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 579 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH29 (_ADC_SINGLECTRL_POSSEL_APORT2XCH29 << 8) /**< Shifted mode APORT2XCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 580 | #define ADC_SINGLECTRL_POSSEL_APORT2YCH30 (_ADC_SINGLECTRL_POSSEL_APORT2YCH30 << 8) /**< Shifted mode APORT2YCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 581 | #define ADC_SINGLECTRL_POSSEL_APORT2XCH31 (_ADC_SINGLECTRL_POSSEL_APORT2XCH31 << 8) /**< Shifted mode APORT2XCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 582 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH0 (_ADC_SINGLECTRL_POSSEL_APORT3XCH0 << 8) /**< Shifted mode APORT3XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 583 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH1 (_ADC_SINGLECTRL_POSSEL_APORT3YCH1 << 8) /**< Shifted mode APORT3YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 584 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH2 (_ADC_SINGLECTRL_POSSEL_APORT3XCH2 << 8) /**< Shifted mode APORT3XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 585 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH3 (_ADC_SINGLECTRL_POSSEL_APORT3YCH3 << 8) /**< Shifted mode APORT3YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 586 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH4 (_ADC_SINGLECTRL_POSSEL_APORT3XCH4 << 8) /**< Shifted mode APORT3XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 587 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH5 (_ADC_SINGLECTRL_POSSEL_APORT3YCH5 << 8) /**< Shifted mode APORT3YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 588 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH6 (_ADC_SINGLECTRL_POSSEL_APORT3XCH6 << 8) /**< Shifted mode APORT3XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 589 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH7 (_ADC_SINGLECTRL_POSSEL_APORT3YCH7 << 8) /**< Shifted mode APORT3YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 590 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH8 (_ADC_SINGLECTRL_POSSEL_APORT3XCH8 << 8) /**< Shifted mode APORT3XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 591 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH9 (_ADC_SINGLECTRL_POSSEL_APORT3YCH9 << 8) /**< Shifted mode APORT3YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 592 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH10 (_ADC_SINGLECTRL_POSSEL_APORT3XCH10 << 8) /**< Shifted mode APORT3XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 593 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH11 (_ADC_SINGLECTRL_POSSEL_APORT3YCH11 << 8) /**< Shifted mode APORT3YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 594 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH12 (_ADC_SINGLECTRL_POSSEL_APORT3XCH12 << 8) /**< Shifted mode APORT3XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 595 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH13 (_ADC_SINGLECTRL_POSSEL_APORT3YCH13 << 8) /**< Shifted mode APORT3YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 596 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH14 (_ADC_SINGLECTRL_POSSEL_APORT3XCH14 << 8) /**< Shifted mode APORT3XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 597 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH15 (_ADC_SINGLECTRL_POSSEL_APORT3YCH15 << 8) /**< Shifted mode APORT3YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 598 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH16 (_ADC_SINGLECTRL_POSSEL_APORT3XCH16 << 8) /**< Shifted mode APORT3XCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 599 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH17 (_ADC_SINGLECTRL_POSSEL_APORT3YCH17 << 8) /**< Shifted mode APORT3YCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 600 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH18 (_ADC_SINGLECTRL_POSSEL_APORT3XCH18 << 8) /**< Shifted mode APORT3XCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 601 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH19 (_ADC_SINGLECTRL_POSSEL_APORT3YCH19 << 8) /**< Shifted mode APORT3YCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 602 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH20 (_ADC_SINGLECTRL_POSSEL_APORT3XCH20 << 8) /**< Shifted mode APORT3XCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 603 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH21 (_ADC_SINGLECTRL_POSSEL_APORT3YCH21 << 8) /**< Shifted mode APORT3YCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 604 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH22 (_ADC_SINGLECTRL_POSSEL_APORT3XCH22 << 8) /**< Shifted mode APORT3XCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 605 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH23 (_ADC_SINGLECTRL_POSSEL_APORT3YCH23 << 8) /**< Shifted mode APORT3YCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 606 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH24 (_ADC_SINGLECTRL_POSSEL_APORT3XCH24 << 8) /**< Shifted mode APORT3XCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 607 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH25 (_ADC_SINGLECTRL_POSSEL_APORT3YCH25 << 8) /**< Shifted mode APORT3YCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 608 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH26 (_ADC_SINGLECTRL_POSSEL_APORT3XCH26 << 8) /**< Shifted mode APORT3XCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 609 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH27 (_ADC_SINGLECTRL_POSSEL_APORT3YCH27 << 8) /**< Shifted mode APORT3YCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 610 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH28 (_ADC_SINGLECTRL_POSSEL_APORT3XCH28 << 8) /**< Shifted mode APORT3XCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 611 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH29 (_ADC_SINGLECTRL_POSSEL_APORT3YCH29 << 8) /**< Shifted mode APORT3YCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 612 | #define ADC_SINGLECTRL_POSSEL_APORT3XCH30 (_ADC_SINGLECTRL_POSSEL_APORT3XCH30 << 8) /**< Shifted mode APORT3XCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 613 | #define ADC_SINGLECTRL_POSSEL_APORT3YCH31 (_ADC_SINGLECTRL_POSSEL_APORT3YCH31 << 8) /**< Shifted mode APORT3YCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 614 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH0 (_ADC_SINGLECTRL_POSSEL_APORT4YCH0 << 8) /**< Shifted mode APORT4YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 615 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH1 (_ADC_SINGLECTRL_POSSEL_APORT4XCH1 << 8) /**< Shifted mode APORT4XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 616 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH2 (_ADC_SINGLECTRL_POSSEL_APORT4YCH2 << 8) /**< Shifted mode APORT4YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 617 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH3 (_ADC_SINGLECTRL_POSSEL_APORT4XCH3 << 8) /**< Shifted mode APORT4XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 618 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH4 (_ADC_SINGLECTRL_POSSEL_APORT4YCH4 << 8) /**< Shifted mode APORT4YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 619 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH5 (_ADC_SINGLECTRL_POSSEL_APORT4XCH5 << 8) /**< Shifted mode APORT4XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 620 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH6 (_ADC_SINGLECTRL_POSSEL_APORT4YCH6 << 8) /**< Shifted mode APORT4YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 621 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH7 (_ADC_SINGLECTRL_POSSEL_APORT4XCH7 << 8) /**< Shifted mode APORT4XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 622 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH8 (_ADC_SINGLECTRL_POSSEL_APORT4YCH8 << 8) /**< Shifted mode APORT4YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 623 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH9 (_ADC_SINGLECTRL_POSSEL_APORT4XCH9 << 8) /**< Shifted mode APORT4XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 624 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH10 (_ADC_SINGLECTRL_POSSEL_APORT4YCH10 << 8) /**< Shifted mode APORT4YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 625 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH11 (_ADC_SINGLECTRL_POSSEL_APORT4XCH11 << 8) /**< Shifted mode APORT4XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 626 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH12 (_ADC_SINGLECTRL_POSSEL_APORT4YCH12 << 8) /**< Shifted mode APORT4YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 627 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH13 (_ADC_SINGLECTRL_POSSEL_APORT4XCH13 << 8) /**< Shifted mode APORT4XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 628 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH14 (_ADC_SINGLECTRL_POSSEL_APORT4YCH14 << 8) /**< Shifted mode APORT4YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 629 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH15 (_ADC_SINGLECTRL_POSSEL_APORT4XCH15 << 8) /**< Shifted mode APORT4XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 630 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH16 (_ADC_SINGLECTRL_POSSEL_APORT4YCH16 << 8) /**< Shifted mode APORT4YCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 631 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH17 (_ADC_SINGLECTRL_POSSEL_APORT4XCH17 << 8) /**< Shifted mode APORT4XCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 632 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH18 (_ADC_SINGLECTRL_POSSEL_APORT4YCH18 << 8) /**< Shifted mode APORT4YCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 633 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH19 (_ADC_SINGLECTRL_POSSEL_APORT4XCH19 << 8) /**< Shifted mode APORT4XCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 634 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH20 (_ADC_SINGLECTRL_POSSEL_APORT4YCH20 << 8) /**< Shifted mode APORT4YCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 635 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH21 (_ADC_SINGLECTRL_POSSEL_APORT4XCH21 << 8) /**< Shifted mode APORT4XCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 636 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH22 (_ADC_SINGLECTRL_POSSEL_APORT4YCH22 << 8) /**< Shifted mode APORT4YCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 637 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH23 (_ADC_SINGLECTRL_POSSEL_APORT4XCH23 << 8) /**< Shifted mode APORT4XCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 638 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH24 (_ADC_SINGLECTRL_POSSEL_APORT4YCH24 << 8) /**< Shifted mode APORT4YCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 639 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH25 (_ADC_SINGLECTRL_POSSEL_APORT4XCH25 << 8) /**< Shifted mode APORT4XCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 640 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH26 (_ADC_SINGLECTRL_POSSEL_APORT4YCH26 << 8) /**< Shifted mode APORT4YCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 641 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH27 (_ADC_SINGLECTRL_POSSEL_APORT4XCH27 << 8) /**< Shifted mode APORT4XCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 642 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH28 (_ADC_SINGLECTRL_POSSEL_APORT4YCH28 << 8) /**< Shifted mode APORT4YCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 643 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH29 (_ADC_SINGLECTRL_POSSEL_APORT4XCH29 << 8) /**< Shifted mode APORT4XCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 644 | #define ADC_SINGLECTRL_POSSEL_APORT4YCH30 (_ADC_SINGLECTRL_POSSEL_APORT4YCH30 << 8) /**< Shifted mode APORT4YCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 645 | #define ADC_SINGLECTRL_POSSEL_APORT4XCH31 (_ADC_SINGLECTRL_POSSEL_APORT4XCH31 << 8) /**< Shifted mode APORT4XCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 646 | #define ADC_SINGLECTRL_POSSEL_AVDD (_ADC_SINGLECTRL_POSSEL_AVDD << 8) /**< Shifted mode AVDD for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 647 | #define ADC_SINGLECTRL_POSSEL_BU (_ADC_SINGLECTRL_POSSEL_BU << 8) /**< Shifted mode BU for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 648 | #define ADC_SINGLECTRL_POSSEL_AREG (_ADC_SINGLECTRL_POSSEL_AREG << 8) /**< Shifted mode AREG for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 649 | #define ADC_SINGLECTRL_POSSEL_VREGOUTPA (_ADC_SINGLECTRL_POSSEL_VREGOUTPA << 8) /**< Shifted mode VREGOUTPA for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 650 | #define ADC_SINGLECTRL_POSSEL_PDBU (_ADC_SINGLECTRL_POSSEL_PDBU << 8) /**< Shifted mode PDBU for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 651 | #define ADC_SINGLECTRL_POSSEL_IO0 (_ADC_SINGLECTRL_POSSEL_IO0 << 8) /**< Shifted mode IO0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 652 | #define ADC_SINGLECTRL_POSSEL_IO1 (_ADC_SINGLECTRL_POSSEL_IO1 << 8) /**< Shifted mode IO1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 653 | #define ADC_SINGLECTRL_POSSEL_VSP (_ADC_SINGLECTRL_POSSEL_VSP << 8) /**< Shifted mode VSP for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 654 | #define ADC_SINGLECTRL_POSSEL_OPA2 (_ADC_SINGLECTRL_POSSEL_OPA2 << 8) /**< Shifted mode OPA2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 655 | #define ADC_SINGLECTRL_POSSEL_TEMP (_ADC_SINGLECTRL_POSSEL_TEMP << 8) /**< Shifted mode TEMP for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 656 | #define ADC_SINGLECTRL_POSSEL_DAC0OUT0 (_ADC_SINGLECTRL_POSSEL_DAC0OUT0 << 8) /**< Shifted mode DAC0OUT0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 657 | #define ADC_SINGLECTRL_POSSEL_TESTP (_ADC_SINGLECTRL_POSSEL_TESTP << 8) /**< Shifted mode TESTP for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 658 | #define ADC_SINGLECTRL_POSSEL_SP1 (_ADC_SINGLECTRL_POSSEL_SP1 << 8) /**< Shifted mode SP1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 659 | #define ADC_SINGLECTRL_POSSEL_SP2 (_ADC_SINGLECTRL_POSSEL_SP2 << 8) /**< Shifted mode SP2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 660 | #define ADC_SINGLECTRL_POSSEL_DAC0OUT1 (_ADC_SINGLECTRL_POSSEL_DAC0OUT1 << 8) /**< Shifted mode DAC0OUT1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 661 | #define ADC_SINGLECTRL_POSSEL_SUBLSB (_ADC_SINGLECTRL_POSSEL_SUBLSB << 8) /**< Shifted mode SUBLSB for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 662 | #define ADC_SINGLECTRL_POSSEL_OPA3 (_ADC_SINGLECTRL_POSSEL_OPA3 << 8) /**< Shifted mode OPA3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 663 | #define ADC_SINGLECTRL_POSSEL_DEFAULT (_ADC_SINGLECTRL_POSSEL_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 664 | #define ADC_SINGLECTRL_POSSEL_VSS (_ADC_SINGLECTRL_POSSEL_VSS << 8) /**< Shifted mode VSS for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 665 | #define _ADC_SINGLECTRL_NEGSEL_SHIFT 16 /**< Shift value for ADC_NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 666 | #define _ADC_SINGLECTRL_NEGSEL_MASK 0xFF0000UL /**< Bit mask for ADC_NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 667 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH0 0x00000000UL /**< Mode APORT0XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 668 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH1 0x00000001UL /**< Mode APORT0XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 669 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH2 0x00000002UL /**< Mode APORT0XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 670 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH3 0x00000003UL /**< Mode APORT0XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 671 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH4 0x00000004UL /**< Mode APORT0XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 672 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH5 0x00000005UL /**< Mode APORT0XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 673 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH6 0x00000006UL /**< Mode APORT0XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 674 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH7 0x00000007UL /**< Mode APORT0XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 675 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH8 0x00000008UL /**< Mode APORT0XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 676 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH9 0x00000009UL /**< Mode APORT0XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 677 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH10 0x0000000AUL /**< Mode APORT0XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 678 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH11 0x0000000BUL /**< Mode APORT0XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 679 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH12 0x0000000CUL /**< Mode APORT0XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 680 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH13 0x0000000DUL /**< Mode APORT0XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 681 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH14 0x0000000EUL /**< Mode APORT0XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 682 | #define _ADC_SINGLECTRL_NEGSEL_APORT0XCH15 0x0000000FUL /**< Mode APORT0XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 683 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH0 0x00000010UL /**< Mode APORT0YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 684 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH1 0x00000011UL /**< Mode APORT0YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 685 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH2 0x00000012UL /**< Mode APORT0YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 686 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH3 0x00000013UL /**< Mode APORT0YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 687 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH4 0x00000014UL /**< Mode APORT0YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 688 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH5 0x00000015UL /**< Mode APORT0YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 689 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH6 0x00000016UL /**< Mode APORT0YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 690 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH7 0x00000017UL /**< Mode APORT0YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 691 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH8 0x00000018UL /**< Mode APORT0YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 692 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH9 0x00000019UL /**< Mode APORT0YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 693 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH10 0x0000001AUL /**< Mode APORT0YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 694 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH11 0x0000001BUL /**< Mode APORT0YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 695 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH12 0x0000001CUL /**< Mode APORT0YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 696 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH13 0x0000001DUL /**< Mode APORT0YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 697 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH14 0x0000001EUL /**< Mode APORT0YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 698 | #define _ADC_SINGLECTRL_NEGSEL_APORT0YCH15 0x0000001FUL /**< Mode APORT0YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 699 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH0 0x00000020UL /**< Mode APORT1XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 700 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH1 0x00000021UL /**< Mode APORT1YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 701 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH2 0x00000022UL /**< Mode APORT1XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 702 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH3 0x00000023UL /**< Mode APORT1YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 703 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH4 0x00000024UL /**< Mode APORT1XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 704 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH5 0x00000025UL /**< Mode APORT1YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 705 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH6 0x00000026UL /**< Mode APORT1XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 706 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH7 0x00000027UL /**< Mode APORT1YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 707 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH8 0x00000028UL /**< Mode APORT1XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 708 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH9 0x00000029UL /**< Mode APORT1YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 709 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH10 0x0000002AUL /**< Mode APORT1XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 710 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH11 0x0000002BUL /**< Mode APORT1YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 711 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH12 0x0000002CUL /**< Mode APORT1XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 712 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH13 0x0000002DUL /**< Mode APORT1YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 713 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH14 0x0000002EUL /**< Mode APORT1XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 714 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH15 0x0000002FUL /**< Mode APORT1YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 715 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH16 0x00000030UL /**< Mode APORT1XCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 716 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH17 0x00000031UL /**< Mode APORT1YCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 717 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH18 0x00000032UL /**< Mode APORT1XCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 718 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH19 0x00000033UL /**< Mode APORT1YCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 719 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH20 0x00000034UL /**< Mode APORT1XCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 720 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH21 0x00000035UL /**< Mode APORT1YCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 721 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH22 0x00000036UL /**< Mode APORT1XCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 722 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH23 0x00000037UL /**< Mode APORT1YCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 723 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH24 0x00000038UL /**< Mode APORT1XCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 724 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH25 0x00000039UL /**< Mode APORT1YCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 725 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH26 0x0000003AUL /**< Mode APORT1XCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 726 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH27 0x0000003BUL /**< Mode APORT1YCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 727 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH28 0x0000003CUL /**< Mode APORT1XCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 728 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH29 0x0000003DUL /**< Mode APORT1YCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 729 | #define _ADC_SINGLECTRL_NEGSEL_APORT1XCH30 0x0000003EUL /**< Mode APORT1XCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 730 | #define _ADC_SINGLECTRL_NEGSEL_APORT1YCH31 0x0000003FUL /**< Mode APORT1YCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 731 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH0 0x00000040UL /**< Mode APORT2YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 732 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH1 0x00000041UL /**< Mode APORT2XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 733 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH2 0x00000042UL /**< Mode APORT2YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 734 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH3 0x00000043UL /**< Mode APORT2XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 735 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH4 0x00000044UL /**< Mode APORT2YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 736 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH5 0x00000045UL /**< Mode APORT2XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 737 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH6 0x00000046UL /**< Mode APORT2YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 738 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH7 0x00000047UL /**< Mode APORT2XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 739 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH8 0x00000048UL /**< Mode APORT2YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 740 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH9 0x00000049UL /**< Mode APORT2XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 741 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH10 0x0000004AUL /**< Mode APORT2YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 742 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH11 0x0000004BUL /**< Mode APORT2XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 743 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH12 0x0000004CUL /**< Mode APORT2YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 744 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH13 0x0000004DUL /**< Mode APORT2XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 745 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH14 0x0000004EUL /**< Mode APORT2YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 746 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH15 0x0000004FUL /**< Mode APORT2XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 747 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH16 0x00000050UL /**< Mode APORT2YCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 748 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH17 0x00000051UL /**< Mode APORT2XCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 749 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH18 0x00000052UL /**< Mode APORT2YCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 750 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH19 0x00000053UL /**< Mode APORT2XCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 751 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH20 0x00000054UL /**< Mode APORT2YCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 752 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH21 0x00000055UL /**< Mode APORT2XCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 753 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH22 0x00000056UL /**< Mode APORT2YCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 754 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH23 0x00000057UL /**< Mode APORT2XCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 755 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH24 0x00000058UL /**< Mode APORT2YCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 756 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH25 0x00000059UL /**< Mode APORT2XCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 757 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH26 0x0000005AUL /**< Mode APORT2YCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 758 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH27 0x0000005BUL /**< Mode APORT2XCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 759 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH28 0x0000005CUL /**< Mode APORT2YCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 760 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH29 0x0000005DUL /**< Mode APORT2XCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 761 | #define _ADC_SINGLECTRL_NEGSEL_APORT2YCH30 0x0000005EUL /**< Mode APORT2YCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 762 | #define _ADC_SINGLECTRL_NEGSEL_APORT2XCH31 0x0000005FUL /**< Mode APORT2XCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 763 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH0 0x00000060UL /**< Mode APORT3XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 764 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH1 0x00000061UL /**< Mode APORT3YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 765 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH2 0x00000062UL /**< Mode APORT3XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 766 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH3 0x00000063UL /**< Mode APORT3YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 767 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH4 0x00000064UL /**< Mode APORT3XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 768 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH5 0x00000065UL /**< Mode APORT3YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 769 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH6 0x00000066UL /**< Mode APORT3XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 770 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH7 0x00000067UL /**< Mode APORT3YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 771 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH8 0x00000068UL /**< Mode APORT3XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 772 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH9 0x00000069UL /**< Mode APORT3YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 773 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH10 0x0000006AUL /**< Mode APORT3XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 774 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH11 0x0000006BUL /**< Mode APORT3YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 775 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH12 0x0000006CUL /**< Mode APORT3XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 776 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH13 0x0000006DUL /**< Mode APORT3YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 777 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH14 0x0000006EUL /**< Mode APORT3XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 778 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH15 0x0000006FUL /**< Mode APORT3YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 779 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH16 0x00000070UL /**< Mode APORT3XCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 780 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH17 0x00000071UL /**< Mode APORT3YCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 781 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH18 0x00000072UL /**< Mode APORT3XCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 782 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH19 0x00000073UL /**< Mode APORT3YCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 783 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH20 0x00000074UL /**< Mode APORT3XCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 784 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH21 0x00000075UL /**< Mode APORT3YCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 785 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH22 0x00000076UL /**< Mode APORT3XCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 786 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH23 0x00000077UL /**< Mode APORT3YCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 787 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH24 0x00000078UL /**< Mode APORT3XCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 788 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH25 0x00000079UL /**< Mode APORT3YCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 789 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH26 0x0000007AUL /**< Mode APORT3XCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 790 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH27 0x0000007BUL /**< Mode APORT3YCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 791 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH28 0x0000007CUL /**< Mode APORT3XCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 792 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH29 0x0000007DUL /**< Mode APORT3YCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 793 | #define _ADC_SINGLECTRL_NEGSEL_APORT3XCH30 0x0000007EUL /**< Mode APORT3XCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 794 | #define _ADC_SINGLECTRL_NEGSEL_APORT3YCH31 0x0000007FUL /**< Mode APORT3YCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 795 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH0 0x00000080UL /**< Mode APORT4YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 796 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH1 0x00000081UL /**< Mode APORT4XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 797 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH2 0x00000082UL /**< Mode APORT4YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 798 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH3 0x00000083UL /**< Mode APORT4XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 799 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH4 0x00000084UL /**< Mode APORT4YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 800 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH5 0x00000085UL /**< Mode APORT4XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 801 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH6 0x00000086UL /**< Mode APORT4YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 802 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH7 0x00000087UL /**< Mode APORT4XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 803 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH8 0x00000088UL /**< Mode APORT4YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 804 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH9 0x00000089UL /**< Mode APORT4XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 805 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH10 0x0000008AUL /**< Mode APORT4YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 806 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH11 0x0000008BUL /**< Mode APORT4XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 807 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH12 0x0000008CUL /**< Mode APORT4YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 808 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH13 0x0000008DUL /**< Mode APORT4XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 809 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH14 0x0000008EUL /**< Mode APORT4YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 810 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH15 0x0000008FUL /**< Mode APORT4XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 811 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH16 0x00000090UL /**< Mode APORT4YCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 812 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH17 0x00000091UL /**< Mode APORT4XCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 813 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH18 0x00000092UL /**< Mode APORT4YCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 814 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH19 0x00000093UL /**< Mode APORT4XCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 815 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH20 0x00000094UL /**< Mode APORT4YCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 816 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH21 0x00000095UL /**< Mode APORT4XCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 817 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH22 0x00000096UL /**< Mode APORT4YCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 818 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH23 0x00000097UL /**< Mode APORT4XCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 819 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH24 0x00000098UL /**< Mode APORT4YCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 820 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH25 0x00000099UL /**< Mode APORT4XCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 821 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH26 0x0000009AUL /**< Mode APORT4YCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 822 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH27 0x0000009BUL /**< Mode APORT4XCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 823 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH28 0x0000009CUL /**< Mode APORT4YCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 824 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH29 0x0000009DUL /**< Mode APORT4XCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 825 | #define _ADC_SINGLECTRL_NEGSEL_APORT4YCH30 0x0000009EUL /**< Mode APORT4YCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 826 | #define _ADC_SINGLECTRL_NEGSEL_APORT4XCH31 0x0000009FUL /**< Mode APORT4XCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 827 | #define _ADC_SINGLECTRL_NEGSEL_TESTN 0x000000F5UL /**< Mode TESTN for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 828 | #define _ADC_SINGLECTRL_NEGSEL_DEFAULT 0x000000FFUL /**< Mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 829 | #define _ADC_SINGLECTRL_NEGSEL_VSS 0x000000FFUL /**< Mode VSS for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 830 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH0 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH0 << 16) /**< Shifted mode APORT0XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 831 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH1 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH1 << 16) /**< Shifted mode APORT0XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 832 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH2 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH2 << 16) /**< Shifted mode APORT0XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 833 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH3 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH3 << 16) /**< Shifted mode APORT0XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 834 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH4 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH4 << 16) /**< Shifted mode APORT0XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 835 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH5 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH5 << 16) /**< Shifted mode APORT0XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 836 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH6 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH6 << 16) /**< Shifted mode APORT0XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 837 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH7 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH7 << 16) /**< Shifted mode APORT0XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 838 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH8 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH8 << 16) /**< Shifted mode APORT0XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 839 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH9 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH9 << 16) /**< Shifted mode APORT0XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 840 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH10 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH10 << 16) /**< Shifted mode APORT0XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 841 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH11 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH11 << 16) /**< Shifted mode APORT0XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 842 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH12 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH12 << 16) /**< Shifted mode APORT0XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 843 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH13 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH13 << 16) /**< Shifted mode APORT0XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 844 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH14 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH14 << 16) /**< Shifted mode APORT0XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 845 | #define ADC_SINGLECTRL_NEGSEL_APORT0XCH15 (_ADC_SINGLECTRL_NEGSEL_APORT0XCH15 << 16) /**< Shifted mode APORT0XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 846 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH0 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH0 << 16) /**< Shifted mode APORT0YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 847 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH1 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH1 << 16) /**< Shifted mode APORT0YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 848 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH2 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH2 << 16) /**< Shifted mode APORT0YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 849 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH3 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH3 << 16) /**< Shifted mode APORT0YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 850 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH4 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH4 << 16) /**< Shifted mode APORT0YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 851 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH5 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH5 << 16) /**< Shifted mode APORT0YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 852 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH6 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH6 << 16) /**< Shifted mode APORT0YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 853 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH7 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH7 << 16) /**< Shifted mode APORT0YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 854 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH8 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH8 << 16) /**< Shifted mode APORT0YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 855 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH9 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH9 << 16) /**< Shifted mode APORT0YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 856 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH10 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH10 << 16) /**< Shifted mode APORT0YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 857 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH11 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH11 << 16) /**< Shifted mode APORT0YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 858 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH12 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH12 << 16) /**< Shifted mode APORT0YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 859 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH13 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH13 << 16) /**< Shifted mode APORT0YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 860 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH14 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH14 << 16) /**< Shifted mode APORT0YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 861 | #define ADC_SINGLECTRL_NEGSEL_APORT0YCH15 (_ADC_SINGLECTRL_NEGSEL_APORT0YCH15 << 16) /**< Shifted mode APORT0YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 862 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH0 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH0 << 16) /**< Shifted mode APORT1XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 863 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH1 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH1 << 16) /**< Shifted mode APORT1YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 864 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH2 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH2 << 16) /**< Shifted mode APORT1XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 865 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH3 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH3 << 16) /**< Shifted mode APORT1YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 866 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH4 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH4 << 16) /**< Shifted mode APORT1XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 867 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH5 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH5 << 16) /**< Shifted mode APORT1YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 868 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH6 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH6 << 16) /**< Shifted mode APORT1XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 869 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH7 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH7 << 16) /**< Shifted mode APORT1YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 870 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH8 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH8 << 16) /**< Shifted mode APORT1XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 871 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH9 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH9 << 16) /**< Shifted mode APORT1YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 872 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH10 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH10 << 16) /**< Shifted mode APORT1XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 873 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH11 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH11 << 16) /**< Shifted mode APORT1YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 874 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH12 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH12 << 16) /**< Shifted mode APORT1XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 875 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH13 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH13 << 16) /**< Shifted mode APORT1YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 876 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH14 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH14 << 16) /**< Shifted mode APORT1XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 877 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH15 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH15 << 16) /**< Shifted mode APORT1YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 878 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH16 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH16 << 16) /**< Shifted mode APORT1XCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 879 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH17 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH17 << 16) /**< Shifted mode APORT1YCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 880 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH18 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH18 << 16) /**< Shifted mode APORT1XCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 881 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH19 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH19 << 16) /**< Shifted mode APORT1YCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 882 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH20 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH20 << 16) /**< Shifted mode APORT1XCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 883 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH21 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH21 << 16) /**< Shifted mode APORT1YCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 884 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH22 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH22 << 16) /**< Shifted mode APORT1XCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 885 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH23 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH23 << 16) /**< Shifted mode APORT1YCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 886 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH24 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH24 << 16) /**< Shifted mode APORT1XCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 887 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH25 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH25 << 16) /**< Shifted mode APORT1YCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 888 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH26 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH26 << 16) /**< Shifted mode APORT1XCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 889 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH27 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH27 << 16) /**< Shifted mode APORT1YCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 890 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH28 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH28 << 16) /**< Shifted mode APORT1XCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 891 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH29 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH29 << 16) /**< Shifted mode APORT1YCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 892 | #define ADC_SINGLECTRL_NEGSEL_APORT1XCH30 (_ADC_SINGLECTRL_NEGSEL_APORT1XCH30 << 16) /**< Shifted mode APORT1XCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 893 | #define ADC_SINGLECTRL_NEGSEL_APORT1YCH31 (_ADC_SINGLECTRL_NEGSEL_APORT1YCH31 << 16) /**< Shifted mode APORT1YCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 894 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH0 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH0 << 16) /**< Shifted mode APORT2YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 895 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH1 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH1 << 16) /**< Shifted mode APORT2XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 896 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH2 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH2 << 16) /**< Shifted mode APORT2YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 897 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH3 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH3 << 16) /**< Shifted mode APORT2XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 898 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH4 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH4 << 16) /**< Shifted mode APORT2YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 899 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH5 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH5 << 16) /**< Shifted mode APORT2XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 900 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH6 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH6 << 16) /**< Shifted mode APORT2YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 901 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH7 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH7 << 16) /**< Shifted mode APORT2XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 902 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH8 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH8 << 16) /**< Shifted mode APORT2YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 903 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH9 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH9 << 16) /**< Shifted mode APORT2XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 904 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH10 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH10 << 16) /**< Shifted mode APORT2YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 905 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH11 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH11 << 16) /**< Shifted mode APORT2XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 906 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH12 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH12 << 16) /**< Shifted mode APORT2YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 907 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH13 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH13 << 16) /**< Shifted mode APORT2XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 908 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH14 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH14 << 16) /**< Shifted mode APORT2YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 909 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH15 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH15 << 16) /**< Shifted mode APORT2XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 910 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH16 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH16 << 16) /**< Shifted mode APORT2YCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 911 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH17 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH17 << 16) /**< Shifted mode APORT2XCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 912 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH18 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH18 << 16) /**< Shifted mode APORT2YCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 913 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH19 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH19 << 16) /**< Shifted mode APORT2XCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 914 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH20 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH20 << 16) /**< Shifted mode APORT2YCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 915 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH21 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH21 << 16) /**< Shifted mode APORT2XCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 916 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH22 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH22 << 16) /**< Shifted mode APORT2YCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 917 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH23 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH23 << 16) /**< Shifted mode APORT2XCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 918 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH24 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH24 << 16) /**< Shifted mode APORT2YCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 919 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH25 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH25 << 16) /**< Shifted mode APORT2XCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 920 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH26 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH26 << 16) /**< Shifted mode APORT2YCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 921 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH27 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH27 << 16) /**< Shifted mode APORT2XCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 922 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH28 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH28 << 16) /**< Shifted mode APORT2YCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 923 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH29 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH29 << 16) /**< Shifted mode APORT2XCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 924 | #define ADC_SINGLECTRL_NEGSEL_APORT2YCH30 (_ADC_SINGLECTRL_NEGSEL_APORT2YCH30 << 16) /**< Shifted mode APORT2YCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 925 | #define ADC_SINGLECTRL_NEGSEL_APORT2XCH31 (_ADC_SINGLECTRL_NEGSEL_APORT2XCH31 << 16) /**< Shifted mode APORT2XCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 926 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH0 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH0 << 16) /**< Shifted mode APORT3XCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 927 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH1 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH1 << 16) /**< Shifted mode APORT3YCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 928 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH2 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH2 << 16) /**< Shifted mode APORT3XCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 929 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH3 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH3 << 16) /**< Shifted mode APORT3YCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 930 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH4 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH4 << 16) /**< Shifted mode APORT3XCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 931 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH5 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH5 << 16) /**< Shifted mode APORT3YCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 932 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH6 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH6 << 16) /**< Shifted mode APORT3XCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 933 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH7 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH7 << 16) /**< Shifted mode APORT3YCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 934 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH8 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH8 << 16) /**< Shifted mode APORT3XCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 935 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH9 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH9 << 16) /**< Shifted mode APORT3YCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 936 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH10 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH10 << 16) /**< Shifted mode APORT3XCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 937 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH11 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH11 << 16) /**< Shifted mode APORT3YCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 938 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH12 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH12 << 16) /**< Shifted mode APORT3XCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 939 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH13 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH13 << 16) /**< Shifted mode APORT3YCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 940 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH14 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH14 << 16) /**< Shifted mode APORT3XCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 941 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH15 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH15 << 16) /**< Shifted mode APORT3YCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 942 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH16 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH16 << 16) /**< Shifted mode APORT3XCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 943 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH17 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH17 << 16) /**< Shifted mode APORT3YCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 944 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH18 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH18 << 16) /**< Shifted mode APORT3XCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 945 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH19 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH19 << 16) /**< Shifted mode APORT3YCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 946 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH20 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH20 << 16) /**< Shifted mode APORT3XCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 947 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH21 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH21 << 16) /**< Shifted mode APORT3YCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 948 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH22 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH22 << 16) /**< Shifted mode APORT3XCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 949 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH23 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH23 << 16) /**< Shifted mode APORT3YCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 950 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH24 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH24 << 16) /**< Shifted mode APORT3XCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 951 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH25 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH25 << 16) /**< Shifted mode APORT3YCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 952 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH26 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH26 << 16) /**< Shifted mode APORT3XCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 953 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH27 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH27 << 16) /**< Shifted mode APORT3YCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 954 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH28 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH28 << 16) /**< Shifted mode APORT3XCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 955 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH29 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH29 << 16) /**< Shifted mode APORT3YCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 956 | #define ADC_SINGLECTRL_NEGSEL_APORT3XCH30 (_ADC_SINGLECTRL_NEGSEL_APORT3XCH30 << 16) /**< Shifted mode APORT3XCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 957 | #define ADC_SINGLECTRL_NEGSEL_APORT3YCH31 (_ADC_SINGLECTRL_NEGSEL_APORT3YCH31 << 16) /**< Shifted mode APORT3YCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 958 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH0 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH0 << 16) /**< Shifted mode APORT4YCH0 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 959 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH1 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH1 << 16) /**< Shifted mode APORT4XCH1 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 960 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH2 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH2 << 16) /**< Shifted mode APORT4YCH2 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 961 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH3 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH3 << 16) /**< Shifted mode APORT4XCH3 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 962 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH4 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH4 << 16) /**< Shifted mode APORT4YCH4 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 963 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH5 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH5 << 16) /**< Shifted mode APORT4XCH5 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 964 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH6 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH6 << 16) /**< Shifted mode APORT4YCH6 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 965 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH7 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH7 << 16) /**< Shifted mode APORT4XCH7 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 966 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH8 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH8 << 16) /**< Shifted mode APORT4YCH8 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 967 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH9 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH9 << 16) /**< Shifted mode APORT4XCH9 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 968 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH10 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH10 << 16) /**< Shifted mode APORT4YCH10 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 969 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH11 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH11 << 16) /**< Shifted mode APORT4XCH11 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 970 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH12 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH12 << 16) /**< Shifted mode APORT4YCH12 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 971 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH13 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH13 << 16) /**< Shifted mode APORT4XCH13 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 972 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH14 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH14 << 16) /**< Shifted mode APORT4YCH14 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 973 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH15 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH15 << 16) /**< Shifted mode APORT4XCH15 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 974 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH16 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH16 << 16) /**< Shifted mode APORT4YCH16 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 975 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH17 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH17 << 16) /**< Shifted mode APORT4XCH17 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 976 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH18 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH18 << 16) /**< Shifted mode APORT4YCH18 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 977 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH19 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH19 << 16) /**< Shifted mode APORT4XCH19 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 978 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH20 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH20 << 16) /**< Shifted mode APORT4YCH20 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 979 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH21 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH21 << 16) /**< Shifted mode APORT4XCH21 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 980 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH22 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH22 << 16) /**< Shifted mode APORT4YCH22 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 981 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH23 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH23 << 16) /**< Shifted mode APORT4XCH23 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 982 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH24 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH24 << 16) /**< Shifted mode APORT4YCH24 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 983 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH25 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH25 << 16) /**< Shifted mode APORT4XCH25 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 984 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH26 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH26 << 16) /**< Shifted mode APORT4YCH26 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 985 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH27 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH27 << 16) /**< Shifted mode APORT4XCH27 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 986 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH28 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH28 << 16) /**< Shifted mode APORT4YCH28 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 987 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH29 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH29 << 16) /**< Shifted mode APORT4XCH29 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 988 | #define ADC_SINGLECTRL_NEGSEL_APORT4YCH30 (_ADC_SINGLECTRL_NEGSEL_APORT4YCH30 << 16) /**< Shifted mode APORT4YCH30 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 989 | #define ADC_SINGLECTRL_NEGSEL_APORT4XCH31 (_ADC_SINGLECTRL_NEGSEL_APORT4XCH31 << 16) /**< Shifted mode APORT4XCH31 for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 990 | #define ADC_SINGLECTRL_NEGSEL_TESTN (_ADC_SINGLECTRL_NEGSEL_TESTN << 16) /**< Shifted mode TESTN for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 991 | #define ADC_SINGLECTRL_NEGSEL_DEFAULT (_ADC_SINGLECTRL_NEGSEL_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 992 | #define ADC_SINGLECTRL_NEGSEL_VSS (_ADC_SINGLECTRL_NEGSEL_VSS << 16) /**< Shifted mode VSS for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 993 | #define _ADC_SINGLECTRL_AT_SHIFT 24 /**< Shift value for ADC_AT */ |
| sahilmgandhi | 18:6a4db94011d3 | 994 | #define _ADC_SINGLECTRL_AT_MASK 0xF000000UL /**< Bit mask for ADC_AT */ |
| sahilmgandhi | 18:6a4db94011d3 | 995 | #define _ADC_SINGLECTRL_AT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 996 | #define _ADC_SINGLECTRL_AT_1CYCLE 0x00000000UL /**< Mode 1CYCLE for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 997 | #define _ADC_SINGLECTRL_AT_2CYCLES 0x00000001UL /**< Mode 2CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 998 | #define _ADC_SINGLECTRL_AT_3CYCLES 0x00000002UL /**< Mode 3CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 999 | #define _ADC_SINGLECTRL_AT_4CYCLES 0x00000003UL /**< Mode 4CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1000 | #define _ADC_SINGLECTRL_AT_8CYCLES 0x00000004UL /**< Mode 8CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1001 | #define _ADC_SINGLECTRL_AT_16CYCLES 0x00000005UL /**< Mode 16CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1002 | #define _ADC_SINGLECTRL_AT_32CYCLES 0x00000006UL /**< Mode 32CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1003 | #define _ADC_SINGLECTRL_AT_64CYCLES 0x00000007UL /**< Mode 64CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1004 | #define _ADC_SINGLECTRL_AT_128CYCLES 0x00000008UL /**< Mode 128CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1005 | #define _ADC_SINGLECTRL_AT_256CYCLES 0x00000009UL /**< Mode 256CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1006 | #define ADC_SINGLECTRL_AT_DEFAULT (_ADC_SINGLECTRL_AT_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1007 | #define ADC_SINGLECTRL_AT_1CYCLE (_ADC_SINGLECTRL_AT_1CYCLE << 24) /**< Shifted mode 1CYCLE for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1008 | #define ADC_SINGLECTRL_AT_2CYCLES (_ADC_SINGLECTRL_AT_2CYCLES << 24) /**< Shifted mode 2CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1009 | #define ADC_SINGLECTRL_AT_3CYCLES (_ADC_SINGLECTRL_AT_3CYCLES << 24) /**< Shifted mode 3CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1010 | #define ADC_SINGLECTRL_AT_4CYCLES (_ADC_SINGLECTRL_AT_4CYCLES << 24) /**< Shifted mode 4CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1011 | #define ADC_SINGLECTRL_AT_8CYCLES (_ADC_SINGLECTRL_AT_8CYCLES << 24) /**< Shifted mode 8CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1012 | #define ADC_SINGLECTRL_AT_16CYCLES (_ADC_SINGLECTRL_AT_16CYCLES << 24) /**< Shifted mode 16CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1013 | #define ADC_SINGLECTRL_AT_32CYCLES (_ADC_SINGLECTRL_AT_32CYCLES << 24) /**< Shifted mode 32CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1014 | #define ADC_SINGLECTRL_AT_64CYCLES (_ADC_SINGLECTRL_AT_64CYCLES << 24) /**< Shifted mode 64CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1015 | #define ADC_SINGLECTRL_AT_128CYCLES (_ADC_SINGLECTRL_AT_128CYCLES << 24) /**< Shifted mode 128CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1016 | #define ADC_SINGLECTRL_AT_256CYCLES (_ADC_SINGLECTRL_AT_256CYCLES << 24) /**< Shifted mode 256CYCLES for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1017 | #define ADC_SINGLECTRL_PRSEN (0x1UL << 29) /**< Single Channel PRS Trigger Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1018 | #define _ADC_SINGLECTRL_PRSEN_SHIFT 29 /**< Shift value for ADC_PRSEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1019 | #define _ADC_SINGLECTRL_PRSEN_MASK 0x20000000UL /**< Bit mask for ADC_PRSEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1020 | #define _ADC_SINGLECTRL_PRSEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1021 | #define ADC_SINGLECTRL_PRSEN_DEFAULT (_ADC_SINGLECTRL_PRSEN_DEFAULT << 29) /**< Shifted mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1022 | #define ADC_SINGLECTRL_CMPEN (0x1UL << 31) /**< Compare Logic Enable for Single Channel */ |
| sahilmgandhi | 18:6a4db94011d3 | 1023 | #define _ADC_SINGLECTRL_CMPEN_SHIFT 31 /**< Shift value for ADC_CMPEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1024 | #define _ADC_SINGLECTRL_CMPEN_MASK 0x80000000UL /**< Bit mask for ADC_CMPEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1025 | #define _ADC_SINGLECTRL_CMPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1026 | #define ADC_SINGLECTRL_CMPEN_DEFAULT (_ADC_SINGLECTRL_CMPEN_DEFAULT << 31) /**< Shifted mode DEFAULT for ADC_SINGLECTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1027 | |
| sahilmgandhi | 18:6a4db94011d3 | 1028 | /* Bit fields for ADC SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1029 | #define _ADC_SINGLECTRLX_RESETVALUE 0x00000000UL /**< Default value for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1030 | #define _ADC_SINGLECTRLX_MASK 0x0F1F7FFFUL /**< Mask for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1031 | #define _ADC_SINGLECTRLX_VREFSEL_SHIFT 0 /**< Shift value for ADC_VREFSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1032 | #define _ADC_SINGLECTRLX_VREFSEL_MASK 0x7UL /**< Bit mask for ADC_VREFSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1033 | #define _ADC_SINGLECTRLX_VREFSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1034 | #define _ADC_SINGLECTRLX_VREFSEL_VBGR 0x00000000UL /**< Mode VBGR for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1035 | #define _ADC_SINGLECTRLX_VREFSEL_VDDXWATT 0x00000001UL /**< Mode VDDXWATT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1036 | #define _ADC_SINGLECTRLX_VREFSEL_VREFPWATT 0x00000002UL /**< Mode VREFPWATT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1037 | #define _ADC_SINGLECTRLX_VREFSEL_VREFP 0x00000003UL /**< Mode VREFP for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1038 | #define _ADC_SINGLECTRLX_VREFSEL_VENTROPY 0x00000004UL /**< Mode VENTROPY for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1039 | #define _ADC_SINGLECTRLX_VREFSEL_VREFPNWATT 0x00000005UL /**< Mode VREFPNWATT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1040 | #define _ADC_SINGLECTRLX_VREFSEL_VREFPN 0x00000006UL /**< Mode VREFPN for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1041 | #define _ADC_SINGLECTRLX_VREFSEL_VBGRLOW 0x00000007UL /**< Mode VBGRLOW for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1042 | #define ADC_SINGLECTRLX_VREFSEL_DEFAULT (_ADC_SINGLECTRLX_VREFSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1043 | #define ADC_SINGLECTRLX_VREFSEL_VBGR (_ADC_SINGLECTRLX_VREFSEL_VBGR << 0) /**< Shifted mode VBGR for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1044 | #define ADC_SINGLECTRLX_VREFSEL_VDDXWATT (_ADC_SINGLECTRLX_VREFSEL_VDDXWATT << 0) /**< Shifted mode VDDXWATT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1045 | #define ADC_SINGLECTRLX_VREFSEL_VREFPWATT (_ADC_SINGLECTRLX_VREFSEL_VREFPWATT << 0) /**< Shifted mode VREFPWATT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1046 | #define ADC_SINGLECTRLX_VREFSEL_VREFP (_ADC_SINGLECTRLX_VREFSEL_VREFP << 0) /**< Shifted mode VREFP for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1047 | #define ADC_SINGLECTRLX_VREFSEL_VENTROPY (_ADC_SINGLECTRLX_VREFSEL_VENTROPY << 0) /**< Shifted mode VENTROPY for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1048 | #define ADC_SINGLECTRLX_VREFSEL_VREFPNWATT (_ADC_SINGLECTRLX_VREFSEL_VREFPNWATT << 0) /**< Shifted mode VREFPNWATT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1049 | #define ADC_SINGLECTRLX_VREFSEL_VREFPN (_ADC_SINGLECTRLX_VREFSEL_VREFPN << 0) /**< Shifted mode VREFPN for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1050 | #define ADC_SINGLECTRLX_VREFSEL_VBGRLOW (_ADC_SINGLECTRLX_VREFSEL_VBGRLOW << 0) /**< Shifted mode VBGRLOW for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1051 | #define ADC_SINGLECTRLX_VREFATTFIX (0x1UL << 3) /**< Enable fixed scaling on VREF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1052 | #define _ADC_SINGLECTRLX_VREFATTFIX_SHIFT 3 /**< Shift value for ADC_VREFATTFIX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1053 | #define _ADC_SINGLECTRLX_VREFATTFIX_MASK 0x8UL /**< Bit mask for ADC_VREFATTFIX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1054 | #define _ADC_SINGLECTRLX_VREFATTFIX_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1055 | #define ADC_SINGLECTRLX_VREFATTFIX_DEFAULT (_ADC_SINGLECTRLX_VREFATTFIX_DEFAULT << 3) /**< Shifted mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1056 | #define _ADC_SINGLECTRLX_VREFATT_SHIFT 4 /**< Shift value for ADC_VREFATT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1057 | #define _ADC_SINGLECTRLX_VREFATT_MASK 0xF0UL /**< Bit mask for ADC_VREFATT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1058 | #define _ADC_SINGLECTRLX_VREFATT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1059 | #define ADC_SINGLECTRLX_VREFATT_DEFAULT (_ADC_SINGLECTRLX_VREFATT_DEFAULT << 4) /**< Shifted mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1060 | #define _ADC_SINGLECTRLX_VINATT_SHIFT 8 /**< Shift value for ADC_VINATT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1061 | #define _ADC_SINGLECTRLX_VINATT_MASK 0xF00UL /**< Bit mask for ADC_VINATT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1062 | #define _ADC_SINGLECTRLX_VINATT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1063 | #define ADC_SINGLECTRLX_VINATT_DEFAULT (_ADC_SINGLECTRLX_VINATT_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1064 | #define _ADC_SINGLECTRLX_DVL_SHIFT 12 /**< Shift value for ADC_DVL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1065 | #define _ADC_SINGLECTRLX_DVL_MASK 0x3000UL /**< Bit mask for ADC_DVL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1066 | #define _ADC_SINGLECTRLX_DVL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1067 | #define ADC_SINGLECTRLX_DVL_DEFAULT (_ADC_SINGLECTRLX_DVL_DEFAULT << 12) /**< Shifted mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1068 | #define ADC_SINGLECTRLX_FIFOOFACT (0x1UL << 14) /**< Single Channel FIFO Overflow Action */ |
| sahilmgandhi | 18:6a4db94011d3 | 1069 | #define _ADC_SINGLECTRLX_FIFOOFACT_SHIFT 14 /**< Shift value for ADC_FIFOOFACT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1070 | #define _ADC_SINGLECTRLX_FIFOOFACT_MASK 0x4000UL /**< Bit mask for ADC_FIFOOFACT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1071 | #define _ADC_SINGLECTRLX_FIFOOFACT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1072 | #define _ADC_SINGLECTRLX_FIFOOFACT_DISCARD 0x00000000UL /**< Mode DISCARD for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1073 | #define _ADC_SINGLECTRLX_FIFOOFACT_OVERWRITE 0x00000001UL /**< Mode OVERWRITE for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1074 | #define ADC_SINGLECTRLX_FIFOOFACT_DEFAULT (_ADC_SINGLECTRLX_FIFOOFACT_DEFAULT << 14) /**< Shifted mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1075 | #define ADC_SINGLECTRLX_FIFOOFACT_DISCARD (_ADC_SINGLECTRLX_FIFOOFACT_DISCARD << 14) /**< Shifted mode DISCARD for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1076 | #define ADC_SINGLECTRLX_FIFOOFACT_OVERWRITE (_ADC_SINGLECTRLX_FIFOOFACT_OVERWRITE << 14) /**< Shifted mode OVERWRITE for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1077 | #define ADC_SINGLECTRLX_PRSMODE (0x1UL << 16) /**< Single Channel PRS Trigger Mode */ |
| sahilmgandhi | 18:6a4db94011d3 | 1078 | #define _ADC_SINGLECTRLX_PRSMODE_SHIFT 16 /**< Shift value for ADC_PRSMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 1079 | #define _ADC_SINGLECTRLX_PRSMODE_MASK 0x10000UL /**< Bit mask for ADC_PRSMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 1080 | #define _ADC_SINGLECTRLX_PRSMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1081 | #define _ADC_SINGLECTRLX_PRSMODE_PULSED 0x00000000UL /**< Mode PULSED for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1082 | #define _ADC_SINGLECTRLX_PRSMODE_TIMED 0x00000001UL /**< Mode TIMED for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1083 | #define ADC_SINGLECTRLX_PRSMODE_DEFAULT (_ADC_SINGLECTRLX_PRSMODE_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1084 | #define ADC_SINGLECTRLX_PRSMODE_PULSED (_ADC_SINGLECTRLX_PRSMODE_PULSED << 16) /**< Shifted mode PULSED for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1085 | #define ADC_SINGLECTRLX_PRSMODE_TIMED (_ADC_SINGLECTRLX_PRSMODE_TIMED << 16) /**< Shifted mode TIMED for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1086 | #define _ADC_SINGLECTRLX_PRSSEL_SHIFT 17 /**< Shift value for ADC_PRSSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1087 | #define _ADC_SINGLECTRLX_PRSSEL_MASK 0x1E0000UL /**< Bit mask for ADC_PRSSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1088 | #define _ADC_SINGLECTRLX_PRSSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1089 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH0 0x00000000UL /**< Mode PRSCH0 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1090 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH1 0x00000001UL /**< Mode PRSCH1 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1091 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH2 0x00000002UL /**< Mode PRSCH2 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1092 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH3 0x00000003UL /**< Mode PRSCH3 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1093 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH4 0x00000004UL /**< Mode PRSCH4 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1094 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH5 0x00000005UL /**< Mode PRSCH5 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1095 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH6 0x00000006UL /**< Mode PRSCH6 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1096 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH7 0x00000007UL /**< Mode PRSCH7 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1097 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH8 0x00000008UL /**< Mode PRSCH8 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1098 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH9 0x00000009UL /**< Mode PRSCH9 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1099 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH10 0x0000000AUL /**< Mode PRSCH10 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1100 | #define _ADC_SINGLECTRLX_PRSSEL_PRSCH11 0x0000000BUL /**< Mode PRSCH11 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1101 | #define ADC_SINGLECTRLX_PRSSEL_DEFAULT (_ADC_SINGLECTRLX_PRSSEL_DEFAULT << 17) /**< Shifted mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1102 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH0 (_ADC_SINGLECTRLX_PRSSEL_PRSCH0 << 17) /**< Shifted mode PRSCH0 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1103 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH1 (_ADC_SINGLECTRLX_PRSSEL_PRSCH1 << 17) /**< Shifted mode PRSCH1 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1104 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH2 (_ADC_SINGLECTRLX_PRSSEL_PRSCH2 << 17) /**< Shifted mode PRSCH2 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1105 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH3 (_ADC_SINGLECTRLX_PRSSEL_PRSCH3 << 17) /**< Shifted mode PRSCH3 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1106 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH4 (_ADC_SINGLECTRLX_PRSSEL_PRSCH4 << 17) /**< Shifted mode PRSCH4 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1107 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH5 (_ADC_SINGLECTRLX_PRSSEL_PRSCH5 << 17) /**< Shifted mode PRSCH5 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1108 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH6 (_ADC_SINGLECTRLX_PRSSEL_PRSCH6 << 17) /**< Shifted mode PRSCH6 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1109 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH7 (_ADC_SINGLECTRLX_PRSSEL_PRSCH7 << 17) /**< Shifted mode PRSCH7 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1110 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH8 (_ADC_SINGLECTRLX_PRSSEL_PRSCH8 << 17) /**< Shifted mode PRSCH8 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1111 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH9 (_ADC_SINGLECTRLX_PRSSEL_PRSCH9 << 17) /**< Shifted mode PRSCH9 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1112 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH10 (_ADC_SINGLECTRLX_PRSSEL_PRSCH10 << 17) /**< Shifted mode PRSCH10 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1113 | #define ADC_SINGLECTRLX_PRSSEL_PRSCH11 (_ADC_SINGLECTRLX_PRSSEL_PRSCH11 << 17) /**< Shifted mode PRSCH11 for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1114 | #define _ADC_SINGLECTRLX_CONVSTARTDELAY_SHIFT 24 /**< Shift value for ADC_CONVSTARTDELAY */ |
| sahilmgandhi | 18:6a4db94011d3 | 1115 | #define _ADC_SINGLECTRLX_CONVSTARTDELAY_MASK 0x7000000UL /**< Bit mask for ADC_CONVSTARTDELAY */ |
| sahilmgandhi | 18:6a4db94011d3 | 1116 | #define _ADC_SINGLECTRLX_CONVSTARTDELAY_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1117 | #define ADC_SINGLECTRLX_CONVSTARTDELAY_DEFAULT (_ADC_SINGLECTRLX_CONVSTARTDELAY_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1118 | #define ADC_SINGLECTRLX_CONVSTARTDELAYEN (0x1UL << 27) /**< Enable delaying next conversion start */ |
| sahilmgandhi | 18:6a4db94011d3 | 1119 | #define _ADC_SINGLECTRLX_CONVSTARTDELAYEN_SHIFT 27 /**< Shift value for ADC_CONVSTARTDELAYEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1120 | #define _ADC_SINGLECTRLX_CONVSTARTDELAYEN_MASK 0x8000000UL /**< Bit mask for ADC_CONVSTARTDELAYEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1121 | #define _ADC_SINGLECTRLX_CONVSTARTDELAYEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1122 | #define ADC_SINGLECTRLX_CONVSTARTDELAYEN_DEFAULT (_ADC_SINGLECTRLX_CONVSTARTDELAYEN_DEFAULT << 27) /**< Shifted mode DEFAULT for ADC_SINGLECTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1123 | |
| sahilmgandhi | 18:6a4db94011d3 | 1124 | /* Bit fields for ADC SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1125 | #define _ADC_SCANCTRL_RESETVALUE 0x00000000UL /**< Default value for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1126 | #define _ADC_SCANCTRL_MASK 0xAF0000FFUL /**< Mask for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1127 | #define ADC_SCANCTRL_REP (0x1UL << 0) /**< Scan Sequence Repetitive Mode */ |
| sahilmgandhi | 18:6a4db94011d3 | 1128 | #define _ADC_SCANCTRL_REP_SHIFT 0 /**< Shift value for ADC_REP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1129 | #define _ADC_SCANCTRL_REP_MASK 0x1UL /**< Bit mask for ADC_REP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1130 | #define _ADC_SCANCTRL_REP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1131 | #define ADC_SCANCTRL_REP_DEFAULT (_ADC_SCANCTRL_REP_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1132 | #define ADC_SCANCTRL_DIFF (0x1UL << 1) /**< Scan Sequence Differential Mode */ |
| sahilmgandhi | 18:6a4db94011d3 | 1133 | #define _ADC_SCANCTRL_DIFF_SHIFT 1 /**< Shift value for ADC_DIFF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1134 | #define _ADC_SCANCTRL_DIFF_MASK 0x2UL /**< Bit mask for ADC_DIFF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1135 | #define _ADC_SCANCTRL_DIFF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1136 | #define ADC_SCANCTRL_DIFF_DEFAULT (_ADC_SCANCTRL_DIFF_DEFAULT << 1) /**< Shifted mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1137 | #define ADC_SCANCTRL_ADJ (0x1UL << 2) /**< Scan Sequence Result Adjustment */ |
| sahilmgandhi | 18:6a4db94011d3 | 1138 | #define _ADC_SCANCTRL_ADJ_SHIFT 2 /**< Shift value for ADC_ADJ */ |
| sahilmgandhi | 18:6a4db94011d3 | 1139 | #define _ADC_SCANCTRL_ADJ_MASK 0x4UL /**< Bit mask for ADC_ADJ */ |
| sahilmgandhi | 18:6a4db94011d3 | 1140 | #define _ADC_SCANCTRL_ADJ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1141 | #define _ADC_SCANCTRL_ADJ_RIGHT 0x00000000UL /**< Mode RIGHT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1142 | #define _ADC_SCANCTRL_ADJ_LEFT 0x00000001UL /**< Mode LEFT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1143 | #define ADC_SCANCTRL_ADJ_DEFAULT (_ADC_SCANCTRL_ADJ_DEFAULT << 2) /**< Shifted mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1144 | #define ADC_SCANCTRL_ADJ_RIGHT (_ADC_SCANCTRL_ADJ_RIGHT << 2) /**< Shifted mode RIGHT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1145 | #define ADC_SCANCTRL_ADJ_LEFT (_ADC_SCANCTRL_ADJ_LEFT << 2) /**< Shifted mode LEFT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1146 | #define _ADC_SCANCTRL_RES_SHIFT 3 /**< Shift value for ADC_RES */ |
| sahilmgandhi | 18:6a4db94011d3 | 1147 | #define _ADC_SCANCTRL_RES_MASK 0x18UL /**< Bit mask for ADC_RES */ |
| sahilmgandhi | 18:6a4db94011d3 | 1148 | #define _ADC_SCANCTRL_RES_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1149 | #define _ADC_SCANCTRL_RES_12BIT 0x00000000UL /**< Mode 12BIT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1150 | #define _ADC_SCANCTRL_RES_8BIT 0x00000001UL /**< Mode 8BIT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1151 | #define _ADC_SCANCTRL_RES_6BIT 0x00000002UL /**< Mode 6BIT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1152 | #define _ADC_SCANCTRL_RES_OVS 0x00000003UL /**< Mode OVS for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1153 | #define ADC_SCANCTRL_RES_DEFAULT (_ADC_SCANCTRL_RES_DEFAULT << 3) /**< Shifted mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1154 | #define ADC_SCANCTRL_RES_12BIT (_ADC_SCANCTRL_RES_12BIT << 3) /**< Shifted mode 12BIT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1155 | #define ADC_SCANCTRL_RES_8BIT (_ADC_SCANCTRL_RES_8BIT << 3) /**< Shifted mode 8BIT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1156 | #define ADC_SCANCTRL_RES_6BIT (_ADC_SCANCTRL_RES_6BIT << 3) /**< Shifted mode 6BIT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1157 | #define ADC_SCANCTRL_RES_OVS (_ADC_SCANCTRL_RES_OVS << 3) /**< Shifted mode OVS for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1158 | #define _ADC_SCANCTRL_REF_SHIFT 5 /**< Shift value for ADC_REF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1159 | #define _ADC_SCANCTRL_REF_MASK 0xE0UL /**< Bit mask for ADC_REF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1160 | #define _ADC_SCANCTRL_REF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1161 | #define _ADC_SCANCTRL_REF_1V25 0x00000000UL /**< Mode 1V25 for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1162 | #define _ADC_SCANCTRL_REF_2V5 0x00000001UL /**< Mode 2V5 for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1163 | #define _ADC_SCANCTRL_REF_VDD 0x00000002UL /**< Mode VDD for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1164 | #define _ADC_SCANCTRL_REF_5V 0x00000003UL /**< Mode 5V for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1165 | #define _ADC_SCANCTRL_REF_EXTSINGLE 0x00000004UL /**< Mode EXTSINGLE for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1166 | #define _ADC_SCANCTRL_REF_2XEXTDIFF 0x00000005UL /**< Mode 2XEXTDIFF for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1167 | #define _ADC_SCANCTRL_REF_2XVDD 0x00000006UL /**< Mode 2XVDD for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1168 | #define _ADC_SCANCTRL_REF_CONF 0x00000007UL /**< Mode CONF for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1169 | #define ADC_SCANCTRL_REF_DEFAULT (_ADC_SCANCTRL_REF_DEFAULT << 5) /**< Shifted mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1170 | #define ADC_SCANCTRL_REF_1V25 (_ADC_SCANCTRL_REF_1V25 << 5) /**< Shifted mode 1V25 for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1171 | #define ADC_SCANCTRL_REF_2V5 (_ADC_SCANCTRL_REF_2V5 << 5) /**< Shifted mode 2V5 for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1172 | #define ADC_SCANCTRL_REF_VDD (_ADC_SCANCTRL_REF_VDD << 5) /**< Shifted mode VDD for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1173 | #define ADC_SCANCTRL_REF_5V (_ADC_SCANCTRL_REF_5V << 5) /**< Shifted mode 5V for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1174 | #define ADC_SCANCTRL_REF_EXTSINGLE (_ADC_SCANCTRL_REF_EXTSINGLE << 5) /**< Shifted mode EXTSINGLE for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1175 | #define ADC_SCANCTRL_REF_2XEXTDIFF (_ADC_SCANCTRL_REF_2XEXTDIFF << 5) /**< Shifted mode 2XEXTDIFF for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1176 | #define ADC_SCANCTRL_REF_2XVDD (_ADC_SCANCTRL_REF_2XVDD << 5) /**< Shifted mode 2XVDD for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1177 | #define ADC_SCANCTRL_REF_CONF (_ADC_SCANCTRL_REF_CONF << 5) /**< Shifted mode CONF for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1178 | #define _ADC_SCANCTRL_AT_SHIFT 24 /**< Shift value for ADC_AT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1179 | #define _ADC_SCANCTRL_AT_MASK 0xF000000UL /**< Bit mask for ADC_AT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1180 | #define _ADC_SCANCTRL_AT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1181 | #define _ADC_SCANCTRL_AT_1CYCLE 0x00000000UL /**< Mode 1CYCLE for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1182 | #define _ADC_SCANCTRL_AT_2CYCLES 0x00000001UL /**< Mode 2CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1183 | #define _ADC_SCANCTRL_AT_3CYCLES 0x00000002UL /**< Mode 3CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1184 | #define _ADC_SCANCTRL_AT_4CYCLES 0x00000003UL /**< Mode 4CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1185 | #define _ADC_SCANCTRL_AT_8CYCLES 0x00000004UL /**< Mode 8CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1186 | #define _ADC_SCANCTRL_AT_16CYCLES 0x00000005UL /**< Mode 16CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1187 | #define _ADC_SCANCTRL_AT_32CYCLES 0x00000006UL /**< Mode 32CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1188 | #define _ADC_SCANCTRL_AT_64CYCLES 0x00000007UL /**< Mode 64CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1189 | #define _ADC_SCANCTRL_AT_128CYCLES 0x00000008UL /**< Mode 128CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1190 | #define _ADC_SCANCTRL_AT_256CYCLES 0x00000009UL /**< Mode 256CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1191 | #define ADC_SCANCTRL_AT_DEFAULT (_ADC_SCANCTRL_AT_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1192 | #define ADC_SCANCTRL_AT_1CYCLE (_ADC_SCANCTRL_AT_1CYCLE << 24) /**< Shifted mode 1CYCLE for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1193 | #define ADC_SCANCTRL_AT_2CYCLES (_ADC_SCANCTRL_AT_2CYCLES << 24) /**< Shifted mode 2CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1194 | #define ADC_SCANCTRL_AT_3CYCLES (_ADC_SCANCTRL_AT_3CYCLES << 24) /**< Shifted mode 3CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1195 | #define ADC_SCANCTRL_AT_4CYCLES (_ADC_SCANCTRL_AT_4CYCLES << 24) /**< Shifted mode 4CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1196 | #define ADC_SCANCTRL_AT_8CYCLES (_ADC_SCANCTRL_AT_8CYCLES << 24) /**< Shifted mode 8CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1197 | #define ADC_SCANCTRL_AT_16CYCLES (_ADC_SCANCTRL_AT_16CYCLES << 24) /**< Shifted mode 16CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1198 | #define ADC_SCANCTRL_AT_32CYCLES (_ADC_SCANCTRL_AT_32CYCLES << 24) /**< Shifted mode 32CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1199 | #define ADC_SCANCTRL_AT_64CYCLES (_ADC_SCANCTRL_AT_64CYCLES << 24) /**< Shifted mode 64CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1200 | #define ADC_SCANCTRL_AT_128CYCLES (_ADC_SCANCTRL_AT_128CYCLES << 24) /**< Shifted mode 128CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1201 | #define ADC_SCANCTRL_AT_256CYCLES (_ADC_SCANCTRL_AT_256CYCLES << 24) /**< Shifted mode 256CYCLES for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1202 | #define ADC_SCANCTRL_PRSEN (0x1UL << 29) /**< Scan Sequence PRS Trigger Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1203 | #define _ADC_SCANCTRL_PRSEN_SHIFT 29 /**< Shift value for ADC_PRSEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1204 | #define _ADC_SCANCTRL_PRSEN_MASK 0x20000000UL /**< Bit mask for ADC_PRSEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1205 | #define _ADC_SCANCTRL_PRSEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1206 | #define ADC_SCANCTRL_PRSEN_DEFAULT (_ADC_SCANCTRL_PRSEN_DEFAULT << 29) /**< Shifted mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1207 | #define ADC_SCANCTRL_CMPEN (0x1UL << 31) /**< Compare Logic Enable for Scan */ |
| sahilmgandhi | 18:6a4db94011d3 | 1208 | #define _ADC_SCANCTRL_CMPEN_SHIFT 31 /**< Shift value for ADC_CMPEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1209 | #define _ADC_SCANCTRL_CMPEN_MASK 0x80000000UL /**< Bit mask for ADC_CMPEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1210 | #define _ADC_SCANCTRL_CMPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1211 | #define ADC_SCANCTRL_CMPEN_DEFAULT (_ADC_SCANCTRL_CMPEN_DEFAULT << 31) /**< Shifted mode DEFAULT for ADC_SCANCTRL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1212 | |
| sahilmgandhi | 18:6a4db94011d3 | 1213 | /* Bit fields for ADC SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1214 | #define _ADC_SCANCTRLX_RESETVALUE 0x00000000UL /**< Default value for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1215 | #define _ADC_SCANCTRLX_MASK 0x0F1F7FFFUL /**< Mask for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1216 | #define _ADC_SCANCTRLX_VREFSEL_SHIFT 0 /**< Shift value for ADC_VREFSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1217 | #define _ADC_SCANCTRLX_VREFSEL_MASK 0x7UL /**< Bit mask for ADC_VREFSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1218 | #define _ADC_SCANCTRLX_VREFSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1219 | #define _ADC_SCANCTRLX_VREFSEL_VBGR 0x00000000UL /**< Mode VBGR for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1220 | #define _ADC_SCANCTRLX_VREFSEL_VDDXWATT 0x00000001UL /**< Mode VDDXWATT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1221 | #define _ADC_SCANCTRLX_VREFSEL_VREFPWATT 0x00000002UL /**< Mode VREFPWATT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1222 | #define _ADC_SCANCTRLX_VREFSEL_VREFP 0x00000003UL /**< Mode VREFP for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1223 | #define _ADC_SCANCTRLX_VREFSEL_VREFPNWATT 0x00000005UL /**< Mode VREFPNWATT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1224 | #define _ADC_SCANCTRLX_VREFSEL_VREFPN 0x00000006UL /**< Mode VREFPN for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1225 | #define _ADC_SCANCTRLX_VREFSEL_VBGRLOW 0x00000007UL /**< Mode VBGRLOW for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1226 | #define ADC_SCANCTRLX_VREFSEL_DEFAULT (_ADC_SCANCTRLX_VREFSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1227 | #define ADC_SCANCTRLX_VREFSEL_VBGR (_ADC_SCANCTRLX_VREFSEL_VBGR << 0) /**< Shifted mode VBGR for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1228 | #define ADC_SCANCTRLX_VREFSEL_VDDXWATT (_ADC_SCANCTRLX_VREFSEL_VDDXWATT << 0) /**< Shifted mode VDDXWATT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1229 | #define ADC_SCANCTRLX_VREFSEL_VREFPWATT (_ADC_SCANCTRLX_VREFSEL_VREFPWATT << 0) /**< Shifted mode VREFPWATT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1230 | #define ADC_SCANCTRLX_VREFSEL_VREFP (_ADC_SCANCTRLX_VREFSEL_VREFP << 0) /**< Shifted mode VREFP for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1231 | #define ADC_SCANCTRLX_VREFSEL_VREFPNWATT (_ADC_SCANCTRLX_VREFSEL_VREFPNWATT << 0) /**< Shifted mode VREFPNWATT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1232 | #define ADC_SCANCTRLX_VREFSEL_VREFPN (_ADC_SCANCTRLX_VREFSEL_VREFPN << 0) /**< Shifted mode VREFPN for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1233 | #define ADC_SCANCTRLX_VREFSEL_VBGRLOW (_ADC_SCANCTRLX_VREFSEL_VBGRLOW << 0) /**< Shifted mode VBGRLOW for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1234 | #define ADC_SCANCTRLX_VREFATTFIX (0x1UL << 3) /**< Enable fixed scaling on VREF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1235 | #define _ADC_SCANCTRLX_VREFATTFIX_SHIFT 3 /**< Shift value for ADC_VREFATTFIX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1236 | #define _ADC_SCANCTRLX_VREFATTFIX_MASK 0x8UL /**< Bit mask for ADC_VREFATTFIX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1237 | #define _ADC_SCANCTRLX_VREFATTFIX_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1238 | #define ADC_SCANCTRLX_VREFATTFIX_DEFAULT (_ADC_SCANCTRLX_VREFATTFIX_DEFAULT << 3) /**< Shifted mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1239 | #define _ADC_SCANCTRLX_VREFATT_SHIFT 4 /**< Shift value for ADC_VREFATT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1240 | #define _ADC_SCANCTRLX_VREFATT_MASK 0xF0UL /**< Bit mask for ADC_VREFATT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1241 | #define _ADC_SCANCTRLX_VREFATT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1242 | #define ADC_SCANCTRLX_VREFATT_DEFAULT (_ADC_SCANCTRLX_VREFATT_DEFAULT << 4) /**< Shifted mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1243 | #define _ADC_SCANCTRLX_VINATT_SHIFT 8 /**< Shift value for ADC_VINATT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1244 | #define _ADC_SCANCTRLX_VINATT_MASK 0xF00UL /**< Bit mask for ADC_VINATT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1245 | #define _ADC_SCANCTRLX_VINATT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1246 | #define ADC_SCANCTRLX_VINATT_DEFAULT (_ADC_SCANCTRLX_VINATT_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1247 | #define _ADC_SCANCTRLX_DVL_SHIFT 12 /**< Shift value for ADC_DVL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1248 | #define _ADC_SCANCTRLX_DVL_MASK 0x3000UL /**< Bit mask for ADC_DVL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1249 | #define _ADC_SCANCTRLX_DVL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1250 | #define ADC_SCANCTRLX_DVL_DEFAULT (_ADC_SCANCTRLX_DVL_DEFAULT << 12) /**< Shifted mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1251 | #define ADC_SCANCTRLX_FIFOOFACT (0x1UL << 14) /**< Scan FIFO Overflow Action */ |
| sahilmgandhi | 18:6a4db94011d3 | 1252 | #define _ADC_SCANCTRLX_FIFOOFACT_SHIFT 14 /**< Shift value for ADC_FIFOOFACT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1253 | #define _ADC_SCANCTRLX_FIFOOFACT_MASK 0x4000UL /**< Bit mask for ADC_FIFOOFACT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1254 | #define _ADC_SCANCTRLX_FIFOOFACT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1255 | #define _ADC_SCANCTRLX_FIFOOFACT_DISCARD 0x00000000UL /**< Mode DISCARD for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1256 | #define _ADC_SCANCTRLX_FIFOOFACT_OVERWRITE 0x00000001UL /**< Mode OVERWRITE for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1257 | #define ADC_SCANCTRLX_FIFOOFACT_DEFAULT (_ADC_SCANCTRLX_FIFOOFACT_DEFAULT << 14) /**< Shifted mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1258 | #define ADC_SCANCTRLX_FIFOOFACT_DISCARD (_ADC_SCANCTRLX_FIFOOFACT_DISCARD << 14) /**< Shifted mode DISCARD for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1259 | #define ADC_SCANCTRLX_FIFOOFACT_OVERWRITE (_ADC_SCANCTRLX_FIFOOFACT_OVERWRITE << 14) /**< Shifted mode OVERWRITE for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1260 | #define ADC_SCANCTRLX_PRSMODE (0x1UL << 16) /**< Scan PRS Trigger Mode */ |
| sahilmgandhi | 18:6a4db94011d3 | 1261 | #define _ADC_SCANCTRLX_PRSMODE_SHIFT 16 /**< Shift value for ADC_PRSMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 1262 | #define _ADC_SCANCTRLX_PRSMODE_MASK 0x10000UL /**< Bit mask for ADC_PRSMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 1263 | #define _ADC_SCANCTRLX_PRSMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1264 | #define _ADC_SCANCTRLX_PRSMODE_PULSED 0x00000000UL /**< Mode PULSED for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1265 | #define _ADC_SCANCTRLX_PRSMODE_TIMED 0x00000001UL /**< Mode TIMED for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1266 | #define ADC_SCANCTRLX_PRSMODE_DEFAULT (_ADC_SCANCTRLX_PRSMODE_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1267 | #define ADC_SCANCTRLX_PRSMODE_PULSED (_ADC_SCANCTRLX_PRSMODE_PULSED << 16) /**< Shifted mode PULSED for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1268 | #define ADC_SCANCTRLX_PRSMODE_TIMED (_ADC_SCANCTRLX_PRSMODE_TIMED << 16) /**< Shifted mode TIMED for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1269 | #define _ADC_SCANCTRLX_PRSSEL_SHIFT 17 /**< Shift value for ADC_PRSSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1270 | #define _ADC_SCANCTRLX_PRSSEL_MASK 0x1E0000UL /**< Bit mask for ADC_PRSSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1271 | #define _ADC_SCANCTRLX_PRSSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1272 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH0 0x00000000UL /**< Mode PRSCH0 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1273 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH1 0x00000001UL /**< Mode PRSCH1 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1274 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH2 0x00000002UL /**< Mode PRSCH2 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1275 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH3 0x00000003UL /**< Mode PRSCH3 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1276 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH4 0x00000004UL /**< Mode PRSCH4 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1277 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH5 0x00000005UL /**< Mode PRSCH5 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1278 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH6 0x00000006UL /**< Mode PRSCH6 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1279 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH7 0x00000007UL /**< Mode PRSCH7 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1280 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH8 0x00000008UL /**< Mode PRSCH8 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1281 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH9 0x00000009UL /**< Mode PRSCH9 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1282 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH10 0x0000000AUL /**< Mode PRSCH10 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1283 | #define _ADC_SCANCTRLX_PRSSEL_PRSCH11 0x0000000BUL /**< Mode PRSCH11 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1284 | #define ADC_SCANCTRLX_PRSSEL_DEFAULT (_ADC_SCANCTRLX_PRSSEL_DEFAULT << 17) /**< Shifted mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1285 | #define ADC_SCANCTRLX_PRSSEL_PRSCH0 (_ADC_SCANCTRLX_PRSSEL_PRSCH0 << 17) /**< Shifted mode PRSCH0 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1286 | #define ADC_SCANCTRLX_PRSSEL_PRSCH1 (_ADC_SCANCTRLX_PRSSEL_PRSCH1 << 17) /**< Shifted mode PRSCH1 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1287 | #define ADC_SCANCTRLX_PRSSEL_PRSCH2 (_ADC_SCANCTRLX_PRSSEL_PRSCH2 << 17) /**< Shifted mode PRSCH2 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1288 | #define ADC_SCANCTRLX_PRSSEL_PRSCH3 (_ADC_SCANCTRLX_PRSSEL_PRSCH3 << 17) /**< Shifted mode PRSCH3 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1289 | #define ADC_SCANCTRLX_PRSSEL_PRSCH4 (_ADC_SCANCTRLX_PRSSEL_PRSCH4 << 17) /**< Shifted mode PRSCH4 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1290 | #define ADC_SCANCTRLX_PRSSEL_PRSCH5 (_ADC_SCANCTRLX_PRSSEL_PRSCH5 << 17) /**< Shifted mode PRSCH5 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1291 | #define ADC_SCANCTRLX_PRSSEL_PRSCH6 (_ADC_SCANCTRLX_PRSSEL_PRSCH6 << 17) /**< Shifted mode PRSCH6 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1292 | #define ADC_SCANCTRLX_PRSSEL_PRSCH7 (_ADC_SCANCTRLX_PRSSEL_PRSCH7 << 17) /**< Shifted mode PRSCH7 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1293 | #define ADC_SCANCTRLX_PRSSEL_PRSCH8 (_ADC_SCANCTRLX_PRSSEL_PRSCH8 << 17) /**< Shifted mode PRSCH8 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1294 | #define ADC_SCANCTRLX_PRSSEL_PRSCH9 (_ADC_SCANCTRLX_PRSSEL_PRSCH9 << 17) /**< Shifted mode PRSCH9 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1295 | #define ADC_SCANCTRLX_PRSSEL_PRSCH10 (_ADC_SCANCTRLX_PRSSEL_PRSCH10 << 17) /**< Shifted mode PRSCH10 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1296 | #define ADC_SCANCTRLX_PRSSEL_PRSCH11 (_ADC_SCANCTRLX_PRSSEL_PRSCH11 << 17) /**< Shifted mode PRSCH11 for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1297 | #define _ADC_SCANCTRLX_CONVSTARTDELAY_SHIFT 24 /**< Shift value for ADC_CONVSTARTDELAY */ |
| sahilmgandhi | 18:6a4db94011d3 | 1298 | #define _ADC_SCANCTRLX_CONVSTARTDELAY_MASK 0x7000000UL /**< Bit mask for ADC_CONVSTARTDELAY */ |
| sahilmgandhi | 18:6a4db94011d3 | 1299 | #define _ADC_SCANCTRLX_CONVSTARTDELAY_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1300 | #define ADC_SCANCTRLX_CONVSTARTDELAY_DEFAULT (_ADC_SCANCTRLX_CONVSTARTDELAY_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1301 | #define ADC_SCANCTRLX_CONVSTARTDELAYEN (0x1UL << 27) /**< Enable delaying next conversion start */ |
| sahilmgandhi | 18:6a4db94011d3 | 1302 | #define _ADC_SCANCTRLX_CONVSTARTDELAYEN_SHIFT 27 /**< Shift value for ADC_CONVSTARTDELAYEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1303 | #define _ADC_SCANCTRLX_CONVSTARTDELAYEN_MASK 0x8000000UL /**< Bit mask for ADC_CONVSTARTDELAYEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1304 | #define _ADC_SCANCTRLX_CONVSTARTDELAYEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1305 | #define ADC_SCANCTRLX_CONVSTARTDELAYEN_DEFAULT (_ADC_SCANCTRLX_CONVSTARTDELAYEN_DEFAULT << 27) /**< Shifted mode DEFAULT for ADC_SCANCTRLX */ |
| sahilmgandhi | 18:6a4db94011d3 | 1306 | |
| sahilmgandhi | 18:6a4db94011d3 | 1307 | /* Bit fields for ADC SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1308 | #define _ADC_SCANMASK_RESETVALUE 0x00000000UL /**< Default value for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1309 | #define _ADC_SCANMASK_MASK 0xFFFFFFFFUL /**< Mask for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1310 | #define _ADC_SCANMASK_SCANINPUTEN_SHIFT 0 /**< Shift value for ADC_SCANINPUTEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1311 | #define _ADC_SCANMASK_SCANINPUTEN_MASK 0xFFFFFFFFUL /**< Bit mask for ADC_SCANINPUTEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1312 | #define _ADC_SCANMASK_SCANINPUTEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1313 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT0INPUT0NEGSEL 0x00000001UL /**< Mode INPUT0INPUT0NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1314 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT0 0x00000001UL /**< Mode INPUT0 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1315 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT1 0x00000002UL /**< Mode INPUT1 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1316 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT1INPUT2 0x00000002UL /**< Mode INPUT1INPUT2 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1317 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT2 0x00000004UL /**< Mode INPUT2 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1318 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT2INPUT2NEGSEL 0x00000004UL /**< Mode INPUT2INPUT2NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1319 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT3 0x00000008UL /**< Mode INPUT3 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1320 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT3INPUT4 0x00000008UL /**< Mode INPUT3INPUT4 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1321 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT4 0x00000010UL /**< Mode INPUT4 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1322 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT4INPUT4NEGSEL 0x00000010UL /**< Mode INPUT4INPUT4NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1323 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT5INPUT6 0x00000020UL /**< Mode INPUT5INPUT6 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1324 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT5 0x00000020UL /**< Mode INPUT5 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1325 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT6INPUT6NEGSEL 0x00000040UL /**< Mode INPUT6INPUT6NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1326 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT6 0x00000040UL /**< Mode INPUT6 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1327 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT7 0x00000080UL /**< Mode INPUT7 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1328 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT7INPUT0 0x00000080UL /**< Mode INPUT7INPUT0 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1329 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT8INPUT9 0x00000100UL /**< Mode INPUT8INPUT9 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1330 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT8 0x00000100UL /**< Mode INPUT8 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1331 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT9 0x00000200UL /**< Mode INPUT9 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1332 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT9INPUT9NEGSEL 0x00000200UL /**< Mode INPUT9INPUT9NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1333 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT10INPUT11 0x00000400UL /**< Mode INPUT10INPUT11 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1334 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT10 0x00000400UL /**< Mode INPUT10 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1335 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT11INPUT11NEGSEL 0x00000800UL /**< Mode INPUT11INPUT11NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1336 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT11 0x00000800UL /**< Mode INPUT11 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1337 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT12INPUT13 0x00001000UL /**< Mode INPUT12INPUT13 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1338 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT12 0x00001000UL /**< Mode INPUT12 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1339 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT13INPUT13NEGSEL 0x00002000UL /**< Mode INPUT13INPUT13NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1340 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT13 0x00002000UL /**< Mode INPUT13 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1341 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT14INPUT15 0x00004000UL /**< Mode INPUT14INPUT15 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1342 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT14 0x00004000UL /**< Mode INPUT14 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1343 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT15INPUT15NEGSEL 0x00008000UL /**< Mode INPUT15INPUT15NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1344 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT15 0x00008000UL /**< Mode INPUT15 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1345 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT16INPUT17 0x00010000UL /**< Mode INPUT16INPUT17 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1346 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT16 0x00010000UL /**< Mode INPUT16 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1347 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT17INPUT18 0x00020000UL /**< Mode INPUT17INPUT18 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1348 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT17 0x00020000UL /**< Mode INPUT17 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1349 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT18INPUT19 0x00040000UL /**< Mode INPUT18INPUT19 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1350 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT18 0x00040000UL /**< Mode INPUT18 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1351 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT19 0x00080000UL /**< Mode INPUT19 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1352 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT19INPUT20 0x00080000UL /**< Mode INPUT19INPUT20 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1353 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT20INPUT21 0x00100000UL /**< Mode INPUT20INPUT21 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1354 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT20 0x00100000UL /**< Mode INPUT20 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1355 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT21 0x00200000UL /**< Mode INPUT21 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1356 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT21INPUT22 0x00200000UL /**< Mode INPUT21INPUT22 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1357 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT22INPUT23 0x00400000UL /**< Mode INPUT22INPUT23 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1358 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT22 0x00400000UL /**< Mode INPUT22 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1359 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT23INPUT16 0x00800000UL /**< Mode INPUT23INPUT16 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1360 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT23 0x00800000UL /**< Mode INPUT23 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1361 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT24 0x01000000UL /**< Mode INPUT24 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1362 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT24INPUT25 0x01000000UL /**< Mode INPUT24INPUT25 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1363 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT25INPUT26 0x02000000UL /**< Mode INPUT25INPUT26 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1364 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT25 0x02000000UL /**< Mode INPUT25 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1365 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT26 0x04000000UL /**< Mode INPUT26 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1366 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT26INPUT27 0x04000000UL /**< Mode INPUT26INPUT27 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1367 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT27INPUT28 0x08000000UL /**< Mode INPUT27INPUT28 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1368 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT27 0x08000000UL /**< Mode INPUT27 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1369 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT28INPUT29 0x10000000UL /**< Mode INPUT28INPUT29 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1370 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT28 0x10000000UL /**< Mode INPUT28 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1371 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT29 0x20000000UL /**< Mode INPUT29 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1372 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT29INPUT30 0x20000000UL /**< Mode INPUT29INPUT30 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1373 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT30 0x40000000UL /**< Mode INPUT30 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1374 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT30INPUT31 0x40000000UL /**< Mode INPUT30INPUT31 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1375 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT31INPUT24 0x80000000UL /**< Mode INPUT31INPUT24 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1376 | #define _ADC_SCANMASK_SCANINPUTEN_INPUT31 0x80000000UL /**< Mode INPUT31 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1377 | #define ADC_SCANMASK_SCANINPUTEN_DEFAULT (_ADC_SCANMASK_SCANINPUTEN_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1378 | #define ADC_SCANMASK_SCANINPUTEN_INPUT0INPUT0NEGSEL (_ADC_SCANMASK_SCANINPUTEN_INPUT0INPUT0NEGSEL << 0) /**< Shifted mode INPUT0INPUT0NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1379 | #define ADC_SCANMASK_SCANINPUTEN_INPUT0 (_ADC_SCANMASK_SCANINPUTEN_INPUT0 << 0) /**< Shifted mode INPUT0 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1380 | #define ADC_SCANMASK_SCANINPUTEN_INPUT1 (_ADC_SCANMASK_SCANINPUTEN_INPUT1 << 0) /**< Shifted mode INPUT1 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1381 | #define ADC_SCANMASK_SCANINPUTEN_INPUT1INPUT2 (_ADC_SCANMASK_SCANINPUTEN_INPUT1INPUT2 << 0) /**< Shifted mode INPUT1INPUT2 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1382 | #define ADC_SCANMASK_SCANINPUTEN_INPUT2 (_ADC_SCANMASK_SCANINPUTEN_INPUT2 << 0) /**< Shifted mode INPUT2 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1383 | #define ADC_SCANMASK_SCANINPUTEN_INPUT2INPUT2NEGSEL (_ADC_SCANMASK_SCANINPUTEN_INPUT2INPUT2NEGSEL << 0) /**< Shifted mode INPUT2INPUT2NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1384 | #define ADC_SCANMASK_SCANINPUTEN_INPUT3 (_ADC_SCANMASK_SCANINPUTEN_INPUT3 << 0) /**< Shifted mode INPUT3 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1385 | #define ADC_SCANMASK_SCANINPUTEN_INPUT3INPUT4 (_ADC_SCANMASK_SCANINPUTEN_INPUT3INPUT4 << 0) /**< Shifted mode INPUT3INPUT4 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1386 | #define ADC_SCANMASK_SCANINPUTEN_INPUT4 (_ADC_SCANMASK_SCANINPUTEN_INPUT4 << 0) /**< Shifted mode INPUT4 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1387 | #define ADC_SCANMASK_SCANINPUTEN_INPUT4INPUT4NEGSEL (_ADC_SCANMASK_SCANINPUTEN_INPUT4INPUT4NEGSEL << 0) /**< Shifted mode INPUT4INPUT4NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1388 | #define ADC_SCANMASK_SCANINPUTEN_INPUT5INPUT6 (_ADC_SCANMASK_SCANINPUTEN_INPUT5INPUT6 << 0) /**< Shifted mode INPUT5INPUT6 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1389 | #define ADC_SCANMASK_SCANINPUTEN_INPUT5 (_ADC_SCANMASK_SCANINPUTEN_INPUT5 << 0) /**< Shifted mode INPUT5 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1390 | #define ADC_SCANMASK_SCANINPUTEN_INPUT6INPUT6NEGSEL (_ADC_SCANMASK_SCANINPUTEN_INPUT6INPUT6NEGSEL << 0) /**< Shifted mode INPUT6INPUT6NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1391 | #define ADC_SCANMASK_SCANINPUTEN_INPUT6 (_ADC_SCANMASK_SCANINPUTEN_INPUT6 << 0) /**< Shifted mode INPUT6 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1392 | #define ADC_SCANMASK_SCANINPUTEN_INPUT7 (_ADC_SCANMASK_SCANINPUTEN_INPUT7 << 0) /**< Shifted mode INPUT7 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1393 | #define ADC_SCANMASK_SCANINPUTEN_INPUT7INPUT0 (_ADC_SCANMASK_SCANINPUTEN_INPUT7INPUT0 << 0) /**< Shifted mode INPUT7INPUT0 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1394 | #define ADC_SCANMASK_SCANINPUTEN_INPUT8INPUT9 (_ADC_SCANMASK_SCANINPUTEN_INPUT8INPUT9 << 0) /**< Shifted mode INPUT8INPUT9 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1395 | #define ADC_SCANMASK_SCANINPUTEN_INPUT8 (_ADC_SCANMASK_SCANINPUTEN_INPUT8 << 0) /**< Shifted mode INPUT8 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1396 | #define ADC_SCANMASK_SCANINPUTEN_INPUT9 (_ADC_SCANMASK_SCANINPUTEN_INPUT9 << 0) /**< Shifted mode INPUT9 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1397 | #define ADC_SCANMASK_SCANINPUTEN_INPUT9INPUT9NEGSEL (_ADC_SCANMASK_SCANINPUTEN_INPUT9INPUT9NEGSEL << 0) /**< Shifted mode INPUT9INPUT9NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1398 | #define ADC_SCANMASK_SCANINPUTEN_INPUT10INPUT11 (_ADC_SCANMASK_SCANINPUTEN_INPUT10INPUT11 << 0) /**< Shifted mode INPUT10INPUT11 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1399 | #define ADC_SCANMASK_SCANINPUTEN_INPUT10 (_ADC_SCANMASK_SCANINPUTEN_INPUT10 << 0) /**< Shifted mode INPUT10 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1400 | #define ADC_SCANMASK_SCANINPUTEN_INPUT11INPUT11NEGSEL (_ADC_SCANMASK_SCANINPUTEN_INPUT11INPUT11NEGSEL << 0) /**< Shifted mode INPUT11INPUT11NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1401 | #define ADC_SCANMASK_SCANINPUTEN_INPUT11 (_ADC_SCANMASK_SCANINPUTEN_INPUT11 << 0) /**< Shifted mode INPUT11 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1402 | #define ADC_SCANMASK_SCANINPUTEN_INPUT12INPUT13 (_ADC_SCANMASK_SCANINPUTEN_INPUT12INPUT13 << 0) /**< Shifted mode INPUT12INPUT13 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1403 | #define ADC_SCANMASK_SCANINPUTEN_INPUT12 (_ADC_SCANMASK_SCANINPUTEN_INPUT12 << 0) /**< Shifted mode INPUT12 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1404 | #define ADC_SCANMASK_SCANINPUTEN_INPUT13INPUT13NEGSEL (_ADC_SCANMASK_SCANINPUTEN_INPUT13INPUT13NEGSEL << 0) /**< Shifted mode INPUT13INPUT13NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1405 | #define ADC_SCANMASK_SCANINPUTEN_INPUT13 (_ADC_SCANMASK_SCANINPUTEN_INPUT13 << 0) /**< Shifted mode INPUT13 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1406 | #define ADC_SCANMASK_SCANINPUTEN_INPUT14INPUT15 (_ADC_SCANMASK_SCANINPUTEN_INPUT14INPUT15 << 0) /**< Shifted mode INPUT14INPUT15 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1407 | #define ADC_SCANMASK_SCANINPUTEN_INPUT14 (_ADC_SCANMASK_SCANINPUTEN_INPUT14 << 0) /**< Shifted mode INPUT14 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1408 | #define ADC_SCANMASK_SCANINPUTEN_INPUT15INPUT15NEGSEL (_ADC_SCANMASK_SCANINPUTEN_INPUT15INPUT15NEGSEL << 0) /**< Shifted mode INPUT15INPUT15NEGSEL for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1409 | #define ADC_SCANMASK_SCANINPUTEN_INPUT15 (_ADC_SCANMASK_SCANINPUTEN_INPUT15 << 0) /**< Shifted mode INPUT15 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1410 | #define ADC_SCANMASK_SCANINPUTEN_INPUT16INPUT17 (_ADC_SCANMASK_SCANINPUTEN_INPUT16INPUT17 << 0) /**< Shifted mode INPUT16INPUT17 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1411 | #define ADC_SCANMASK_SCANINPUTEN_INPUT16 (_ADC_SCANMASK_SCANINPUTEN_INPUT16 << 0) /**< Shifted mode INPUT16 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1412 | #define ADC_SCANMASK_SCANINPUTEN_INPUT17INPUT18 (_ADC_SCANMASK_SCANINPUTEN_INPUT17INPUT18 << 0) /**< Shifted mode INPUT17INPUT18 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1413 | #define ADC_SCANMASK_SCANINPUTEN_INPUT17 (_ADC_SCANMASK_SCANINPUTEN_INPUT17 << 0) /**< Shifted mode INPUT17 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1414 | #define ADC_SCANMASK_SCANINPUTEN_INPUT18INPUT19 (_ADC_SCANMASK_SCANINPUTEN_INPUT18INPUT19 << 0) /**< Shifted mode INPUT18INPUT19 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1415 | #define ADC_SCANMASK_SCANINPUTEN_INPUT18 (_ADC_SCANMASK_SCANINPUTEN_INPUT18 << 0) /**< Shifted mode INPUT18 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1416 | #define ADC_SCANMASK_SCANINPUTEN_INPUT19 (_ADC_SCANMASK_SCANINPUTEN_INPUT19 << 0) /**< Shifted mode INPUT19 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1417 | #define ADC_SCANMASK_SCANINPUTEN_INPUT19INPUT20 (_ADC_SCANMASK_SCANINPUTEN_INPUT19INPUT20 << 0) /**< Shifted mode INPUT19INPUT20 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1418 | #define ADC_SCANMASK_SCANINPUTEN_INPUT20INPUT21 (_ADC_SCANMASK_SCANINPUTEN_INPUT20INPUT21 << 0) /**< Shifted mode INPUT20INPUT21 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1419 | #define ADC_SCANMASK_SCANINPUTEN_INPUT20 (_ADC_SCANMASK_SCANINPUTEN_INPUT20 << 0) /**< Shifted mode INPUT20 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1420 | #define ADC_SCANMASK_SCANINPUTEN_INPUT21 (_ADC_SCANMASK_SCANINPUTEN_INPUT21 << 0) /**< Shifted mode INPUT21 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1421 | #define ADC_SCANMASK_SCANINPUTEN_INPUT21INPUT22 (_ADC_SCANMASK_SCANINPUTEN_INPUT21INPUT22 << 0) /**< Shifted mode INPUT21INPUT22 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1422 | #define ADC_SCANMASK_SCANINPUTEN_INPUT22INPUT23 (_ADC_SCANMASK_SCANINPUTEN_INPUT22INPUT23 << 0) /**< Shifted mode INPUT22INPUT23 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1423 | #define ADC_SCANMASK_SCANINPUTEN_INPUT22 (_ADC_SCANMASK_SCANINPUTEN_INPUT22 << 0) /**< Shifted mode INPUT22 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1424 | #define ADC_SCANMASK_SCANINPUTEN_INPUT23INPUT16 (_ADC_SCANMASK_SCANINPUTEN_INPUT23INPUT16 << 0) /**< Shifted mode INPUT23INPUT16 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1425 | #define ADC_SCANMASK_SCANINPUTEN_INPUT23 (_ADC_SCANMASK_SCANINPUTEN_INPUT23 << 0) /**< Shifted mode INPUT23 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1426 | #define ADC_SCANMASK_SCANINPUTEN_INPUT24 (_ADC_SCANMASK_SCANINPUTEN_INPUT24 << 0) /**< Shifted mode INPUT24 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1427 | #define ADC_SCANMASK_SCANINPUTEN_INPUT24INPUT25 (_ADC_SCANMASK_SCANINPUTEN_INPUT24INPUT25 << 0) /**< Shifted mode INPUT24INPUT25 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1428 | #define ADC_SCANMASK_SCANINPUTEN_INPUT25INPUT26 (_ADC_SCANMASK_SCANINPUTEN_INPUT25INPUT26 << 0) /**< Shifted mode INPUT25INPUT26 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1429 | #define ADC_SCANMASK_SCANINPUTEN_INPUT25 (_ADC_SCANMASK_SCANINPUTEN_INPUT25 << 0) /**< Shifted mode INPUT25 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1430 | #define ADC_SCANMASK_SCANINPUTEN_INPUT26 (_ADC_SCANMASK_SCANINPUTEN_INPUT26 << 0) /**< Shifted mode INPUT26 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1431 | #define ADC_SCANMASK_SCANINPUTEN_INPUT26INPUT27 (_ADC_SCANMASK_SCANINPUTEN_INPUT26INPUT27 << 0) /**< Shifted mode INPUT26INPUT27 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1432 | #define ADC_SCANMASK_SCANINPUTEN_INPUT27INPUT28 (_ADC_SCANMASK_SCANINPUTEN_INPUT27INPUT28 << 0) /**< Shifted mode INPUT27INPUT28 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1433 | #define ADC_SCANMASK_SCANINPUTEN_INPUT27 (_ADC_SCANMASK_SCANINPUTEN_INPUT27 << 0) /**< Shifted mode INPUT27 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1434 | #define ADC_SCANMASK_SCANINPUTEN_INPUT28INPUT29 (_ADC_SCANMASK_SCANINPUTEN_INPUT28INPUT29 << 0) /**< Shifted mode INPUT28INPUT29 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1435 | #define ADC_SCANMASK_SCANINPUTEN_INPUT28 (_ADC_SCANMASK_SCANINPUTEN_INPUT28 << 0) /**< Shifted mode INPUT28 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1436 | #define ADC_SCANMASK_SCANINPUTEN_INPUT29 (_ADC_SCANMASK_SCANINPUTEN_INPUT29 << 0) /**< Shifted mode INPUT29 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1437 | #define ADC_SCANMASK_SCANINPUTEN_INPUT29INPUT30 (_ADC_SCANMASK_SCANINPUTEN_INPUT29INPUT30 << 0) /**< Shifted mode INPUT29INPUT30 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1438 | #define ADC_SCANMASK_SCANINPUTEN_INPUT30 (_ADC_SCANMASK_SCANINPUTEN_INPUT30 << 0) /**< Shifted mode INPUT30 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1439 | #define ADC_SCANMASK_SCANINPUTEN_INPUT30INPUT31 (_ADC_SCANMASK_SCANINPUTEN_INPUT30INPUT31 << 0) /**< Shifted mode INPUT30INPUT31 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1440 | #define ADC_SCANMASK_SCANINPUTEN_INPUT31INPUT24 (_ADC_SCANMASK_SCANINPUTEN_INPUT31INPUT24 << 0) /**< Shifted mode INPUT31INPUT24 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1441 | #define ADC_SCANMASK_SCANINPUTEN_INPUT31 (_ADC_SCANMASK_SCANINPUTEN_INPUT31 << 0) /**< Shifted mode INPUT31 for ADC_SCANMASK */ |
| sahilmgandhi | 18:6a4db94011d3 | 1442 | |
| sahilmgandhi | 18:6a4db94011d3 | 1443 | /* Bit fields for ADC SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1444 | #define _ADC_SCANINPUTSEL_RESETVALUE 0x00000000UL /**< Default value for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1445 | #define _ADC_SCANINPUTSEL_MASK 0x1F1F1F1FUL /**< Mask for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1446 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_SHIFT 0 /**< Shift value for ADC_INPUT0TO7SEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1447 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_MASK 0x1FUL /**< Bit mask for ADC_INPUT0TO7SEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1448 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1449 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT0CH0TO7 0x00000000UL /**< Mode APORT0CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1450 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT0CH8TO15 0x00000001UL /**< Mode APORT0CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1451 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH0TO7 0x00000004UL /**< Mode APORT1CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1452 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH8TO15 0x00000005UL /**< Mode APORT1CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1453 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH16TO23 0x00000006UL /**< Mode APORT1CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1454 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH24TO31 0x00000007UL /**< Mode APORT1CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1455 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH0TO7 0x00000008UL /**< Mode APORT2CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1456 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH8TO15 0x00000009UL /**< Mode APORT2CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1457 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH16TO23 0x0000000AUL /**< Mode APORT2CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1458 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH24TO31 0x0000000BUL /**< Mode APORT2CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1459 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH0TO7 0x0000000CUL /**< Mode APORT3CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1460 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH8TO15 0x0000000DUL /**< Mode APORT3CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1461 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH16TO23 0x0000000EUL /**< Mode APORT3CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1462 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH24TO31 0x0000000FUL /**< Mode APORT3CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1463 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH0TO7 0x00000010UL /**< Mode APORT4CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1464 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH8TO15 0x00000011UL /**< Mode APORT4CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1465 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH16TO23 0x00000012UL /**< Mode APORT4CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1466 | #define _ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH24TO31 0x00000013UL /**< Mode APORT4CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1467 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_DEFAULT (_ADC_SCANINPUTSEL_INPUT0TO7SEL_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1468 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT0CH0TO7 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT0CH0TO7 << 0) /**< Shifted mode APORT0CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1469 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT0CH8TO15 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT0CH8TO15 << 0) /**< Shifted mode APORT0CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1470 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH0TO7 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH0TO7 << 0) /**< Shifted mode APORT1CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1471 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH8TO15 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH8TO15 << 0) /**< Shifted mode APORT1CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1472 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH16TO23 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH16TO23 << 0) /**< Shifted mode APORT1CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1473 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH24TO31 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT1CH24TO31 << 0) /**< Shifted mode APORT1CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1474 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH0TO7 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH0TO7 << 0) /**< Shifted mode APORT2CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1475 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH8TO15 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH8TO15 << 0) /**< Shifted mode APORT2CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1476 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH16TO23 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH16TO23 << 0) /**< Shifted mode APORT2CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1477 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH24TO31 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT2CH24TO31 << 0) /**< Shifted mode APORT2CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1478 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH0TO7 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH0TO7 << 0) /**< Shifted mode APORT3CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1479 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH8TO15 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH8TO15 << 0) /**< Shifted mode APORT3CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1480 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH16TO23 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH16TO23 << 0) /**< Shifted mode APORT3CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1481 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH24TO31 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT3CH24TO31 << 0) /**< Shifted mode APORT3CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1482 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH0TO7 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH0TO7 << 0) /**< Shifted mode APORT4CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1483 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH8TO15 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH8TO15 << 0) /**< Shifted mode APORT4CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1484 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH16TO23 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH16TO23 << 0) /**< Shifted mode APORT4CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1485 | #define ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH24TO31 (_ADC_SCANINPUTSEL_INPUT0TO7SEL_APORT4CH24TO31 << 0) /**< Shifted mode APORT4CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1486 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_SHIFT 8 /**< Shift value for ADC_INPUT8TO15SEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1487 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_MASK 0x1F00UL /**< Bit mask for ADC_INPUT8TO15SEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1488 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1489 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT0CH0TO7 0x00000000UL /**< Mode APORT0CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1490 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT0CH8TO15 0x00000001UL /**< Mode APORT0CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1491 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH0TO7 0x00000004UL /**< Mode APORT1CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1492 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH8TO15 0x00000005UL /**< Mode APORT1CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1493 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH16TO23 0x00000006UL /**< Mode APORT1CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1494 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH24TO31 0x00000007UL /**< Mode APORT1CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1495 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH0TO7 0x00000008UL /**< Mode APORT2CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1496 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH8TO15 0x00000009UL /**< Mode APORT2CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1497 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH16TO23 0x0000000AUL /**< Mode APORT2CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1498 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH24TO31 0x0000000BUL /**< Mode APORT2CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1499 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH0TO7 0x0000000CUL /**< Mode APORT3CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1500 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH8TO15 0x0000000DUL /**< Mode APORT3CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1501 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH16TO23 0x0000000EUL /**< Mode APORT3CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1502 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH24TO31 0x0000000FUL /**< Mode APORT3CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1503 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH0TO7 0x00000010UL /**< Mode APORT4CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1504 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH8TO15 0x00000011UL /**< Mode APORT4CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1505 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH16TO23 0x00000012UL /**< Mode APORT4CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1506 | #define _ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH24TO31 0x00000013UL /**< Mode APORT4CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1507 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_DEFAULT (_ADC_SCANINPUTSEL_INPUT8TO15SEL_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1508 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT0CH0TO7 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT0CH0TO7 << 8) /**< Shifted mode APORT0CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1509 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT0CH8TO15 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT0CH8TO15 << 8) /**< Shifted mode APORT0CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1510 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH0TO7 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH0TO7 << 8) /**< Shifted mode APORT1CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1511 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH8TO15 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH8TO15 << 8) /**< Shifted mode APORT1CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1512 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH16TO23 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH16TO23 << 8) /**< Shifted mode APORT1CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1513 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH24TO31 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT1CH24TO31 << 8) /**< Shifted mode APORT1CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1514 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH0TO7 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH0TO7 << 8) /**< Shifted mode APORT2CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1515 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH8TO15 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH8TO15 << 8) /**< Shifted mode APORT2CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1516 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH16TO23 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH16TO23 << 8) /**< Shifted mode APORT2CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1517 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH24TO31 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT2CH24TO31 << 8) /**< Shifted mode APORT2CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1518 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH0TO7 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH0TO7 << 8) /**< Shifted mode APORT3CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1519 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH8TO15 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH8TO15 << 8) /**< Shifted mode APORT3CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1520 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH16TO23 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH16TO23 << 8) /**< Shifted mode APORT3CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1521 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH24TO31 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT3CH24TO31 << 8) /**< Shifted mode APORT3CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1522 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH0TO7 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH0TO7 << 8) /**< Shifted mode APORT4CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1523 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH8TO15 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH8TO15 << 8) /**< Shifted mode APORT4CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1524 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH16TO23 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH16TO23 << 8) /**< Shifted mode APORT4CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1525 | #define ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH24TO31 (_ADC_SCANINPUTSEL_INPUT8TO15SEL_APORT4CH24TO31 << 8) /**< Shifted mode APORT4CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1526 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_SHIFT 16 /**< Shift value for ADC_INPUT16TO23SEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1527 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_MASK 0x1F0000UL /**< Bit mask for ADC_INPUT16TO23SEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1528 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1529 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT0CH0TO7 0x00000000UL /**< Mode APORT0CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1530 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT0CH8TO15 0x00000001UL /**< Mode APORT0CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1531 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH0TO7 0x00000004UL /**< Mode APORT1CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1532 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH8TO15 0x00000005UL /**< Mode APORT1CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1533 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH16TO23 0x00000006UL /**< Mode APORT1CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1534 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH24TO31 0x00000007UL /**< Mode APORT1CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1535 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH0TO7 0x00000008UL /**< Mode APORT2CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1536 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH8TO15 0x00000009UL /**< Mode APORT2CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1537 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH16TO23 0x0000000AUL /**< Mode APORT2CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1538 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH24TO31 0x0000000BUL /**< Mode APORT2CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1539 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH0TO7 0x0000000CUL /**< Mode APORT3CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1540 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH8TO15 0x0000000DUL /**< Mode APORT3CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1541 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH16TO23 0x0000000EUL /**< Mode APORT3CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1542 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH24TO31 0x0000000FUL /**< Mode APORT3CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1543 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH0TO7 0x00000010UL /**< Mode APORT4CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1544 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH8TO15 0x00000011UL /**< Mode APORT4CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1545 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH16TO23 0x00000012UL /**< Mode APORT4CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1546 | #define _ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH24TO31 0x00000013UL /**< Mode APORT4CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1547 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_DEFAULT (_ADC_SCANINPUTSEL_INPUT16TO23SEL_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1548 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT0CH0TO7 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT0CH0TO7 << 16) /**< Shifted mode APORT0CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1549 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT0CH8TO15 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT0CH8TO15 << 16) /**< Shifted mode APORT0CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1550 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH0TO7 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH0TO7 << 16) /**< Shifted mode APORT1CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1551 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH8TO15 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH8TO15 << 16) /**< Shifted mode APORT1CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1552 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH16TO23 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH16TO23 << 16) /**< Shifted mode APORT1CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1553 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH24TO31 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT1CH24TO31 << 16) /**< Shifted mode APORT1CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1554 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH0TO7 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH0TO7 << 16) /**< Shifted mode APORT2CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1555 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH8TO15 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH8TO15 << 16) /**< Shifted mode APORT2CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1556 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH16TO23 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH16TO23 << 16) /**< Shifted mode APORT2CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1557 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH24TO31 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT2CH24TO31 << 16) /**< Shifted mode APORT2CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1558 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH0TO7 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH0TO7 << 16) /**< Shifted mode APORT3CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1559 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH8TO15 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH8TO15 << 16) /**< Shifted mode APORT3CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1560 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH16TO23 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH16TO23 << 16) /**< Shifted mode APORT3CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1561 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH24TO31 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT3CH24TO31 << 16) /**< Shifted mode APORT3CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1562 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH0TO7 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH0TO7 << 16) /**< Shifted mode APORT4CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1563 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH8TO15 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH8TO15 << 16) /**< Shifted mode APORT4CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1564 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH16TO23 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH16TO23 << 16) /**< Shifted mode APORT4CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1565 | #define ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH24TO31 (_ADC_SCANINPUTSEL_INPUT16TO23SEL_APORT4CH24TO31 << 16) /**< Shifted mode APORT4CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1566 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_SHIFT 24 /**< Shift value for ADC_INPUT24TO31SEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1567 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_MASK 0x1F000000UL /**< Bit mask for ADC_INPUT24TO31SEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1568 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1569 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT0CH0TO7 0x00000000UL /**< Mode APORT0CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1570 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT0CH8TO15 0x00000001UL /**< Mode APORT0CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1571 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH0TO7 0x00000004UL /**< Mode APORT1CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1572 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH8TO15 0x00000005UL /**< Mode APORT1CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1573 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH16TO23 0x00000006UL /**< Mode APORT1CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1574 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH24TO31 0x00000007UL /**< Mode APORT1CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1575 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH0TO7 0x00000008UL /**< Mode APORT2CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1576 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH8TO15 0x00000009UL /**< Mode APORT2CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1577 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH16TO23 0x0000000AUL /**< Mode APORT2CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1578 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH24TO31 0x0000000BUL /**< Mode APORT2CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1579 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH0TO7 0x0000000CUL /**< Mode APORT3CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1580 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH8TO15 0x0000000DUL /**< Mode APORT3CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1581 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH16TO23 0x0000000EUL /**< Mode APORT3CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1582 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH24TO31 0x0000000FUL /**< Mode APORT3CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1583 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH0TO7 0x00000010UL /**< Mode APORT4CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1584 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH8TO15 0x00000011UL /**< Mode APORT4CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1585 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH16TO23 0x00000012UL /**< Mode APORT4CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1586 | #define _ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH24TO31 0x00000013UL /**< Mode APORT4CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1587 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_DEFAULT (_ADC_SCANINPUTSEL_INPUT24TO31SEL_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1588 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT0CH0TO7 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT0CH0TO7 << 24) /**< Shifted mode APORT0CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1589 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT0CH8TO15 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT0CH8TO15 << 24) /**< Shifted mode APORT0CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1590 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH0TO7 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH0TO7 << 24) /**< Shifted mode APORT1CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1591 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH8TO15 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH8TO15 << 24) /**< Shifted mode APORT1CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1592 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH16TO23 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH16TO23 << 24) /**< Shifted mode APORT1CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1593 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH24TO31 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT1CH24TO31 << 24) /**< Shifted mode APORT1CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1594 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH0TO7 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH0TO7 << 24) /**< Shifted mode APORT2CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1595 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH8TO15 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH8TO15 << 24) /**< Shifted mode APORT2CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1596 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH16TO23 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH16TO23 << 24) /**< Shifted mode APORT2CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1597 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH24TO31 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT2CH24TO31 << 24) /**< Shifted mode APORT2CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1598 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH0TO7 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH0TO7 << 24) /**< Shifted mode APORT3CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1599 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH8TO15 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH8TO15 << 24) /**< Shifted mode APORT3CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1600 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH16TO23 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH16TO23 << 24) /**< Shifted mode APORT3CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1601 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH24TO31 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT3CH24TO31 << 24) /**< Shifted mode APORT3CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1602 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH0TO7 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH0TO7 << 24) /**< Shifted mode APORT4CH0TO7 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1603 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH8TO15 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH8TO15 << 24) /**< Shifted mode APORT4CH8TO15 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1604 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH16TO23 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH16TO23 << 24) /**< Shifted mode APORT4CH16TO23 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1605 | #define ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH24TO31 (_ADC_SCANINPUTSEL_INPUT24TO31SEL_APORT4CH24TO31 << 24) /**< Shifted mode APORT4CH24TO31 for ADC_SCANINPUTSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1606 | |
| sahilmgandhi | 18:6a4db94011d3 | 1607 | /* Bit fields for ADC SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1608 | #define _ADC_SCANNEGSEL_RESETVALUE 0x000039E4UL /**< Default value for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1609 | #define _ADC_SCANNEGSEL_MASK 0x0000FFFFUL /**< Mask for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1610 | #define _ADC_SCANNEGSEL_INPUT0NEGSEL_SHIFT 0 /**< Shift value for ADC_INPUT0NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1611 | #define _ADC_SCANNEGSEL_INPUT0NEGSEL_MASK 0x3UL /**< Bit mask for ADC_INPUT0NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1612 | #define _ADC_SCANNEGSEL_INPUT0NEGSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1613 | #define _ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT1 0x00000000UL /**< Mode INPUT1 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1614 | #define _ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT3 0x00000001UL /**< Mode INPUT3 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1615 | #define _ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT5 0x00000002UL /**< Mode INPUT5 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1616 | #define _ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT7 0x00000003UL /**< Mode INPUT7 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1617 | #define ADC_SCANNEGSEL_INPUT0NEGSEL_DEFAULT (_ADC_SCANNEGSEL_INPUT0NEGSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1618 | #define ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT1 (_ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT1 << 0) /**< Shifted mode INPUT1 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1619 | #define ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT3 (_ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT3 << 0) /**< Shifted mode INPUT3 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1620 | #define ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT5 (_ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT5 << 0) /**< Shifted mode INPUT5 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1621 | #define ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT7 (_ADC_SCANNEGSEL_INPUT0NEGSEL_INPUT7 << 0) /**< Shifted mode INPUT7 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1622 | #define _ADC_SCANNEGSEL_INPUT2NEGSEL_SHIFT 2 /**< Shift value for ADC_INPUT2NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1623 | #define _ADC_SCANNEGSEL_INPUT2NEGSEL_MASK 0xCUL /**< Bit mask for ADC_INPUT2NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1624 | #define _ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT1 0x00000000UL /**< Mode INPUT1 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1625 | #define _ADC_SCANNEGSEL_INPUT2NEGSEL_DEFAULT 0x00000001UL /**< Mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1626 | #define _ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT3 0x00000001UL /**< Mode INPUT3 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1627 | #define _ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT5 0x00000002UL /**< Mode INPUT5 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1628 | #define _ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT7 0x00000003UL /**< Mode INPUT7 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1629 | #define ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT1 (_ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT1 << 2) /**< Shifted mode INPUT1 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1630 | #define ADC_SCANNEGSEL_INPUT2NEGSEL_DEFAULT (_ADC_SCANNEGSEL_INPUT2NEGSEL_DEFAULT << 2) /**< Shifted mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1631 | #define ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT3 (_ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT3 << 2) /**< Shifted mode INPUT3 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1632 | #define ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT5 (_ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT5 << 2) /**< Shifted mode INPUT5 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1633 | #define ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT7 (_ADC_SCANNEGSEL_INPUT2NEGSEL_INPUT7 << 2) /**< Shifted mode INPUT7 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1634 | #define _ADC_SCANNEGSEL_INPUT4NEGSEL_SHIFT 4 /**< Shift value for ADC_INPUT4NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1635 | #define _ADC_SCANNEGSEL_INPUT4NEGSEL_MASK 0x30UL /**< Bit mask for ADC_INPUT4NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1636 | #define _ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT1 0x00000000UL /**< Mode INPUT1 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1637 | #define _ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT3 0x00000001UL /**< Mode INPUT3 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1638 | #define _ADC_SCANNEGSEL_INPUT4NEGSEL_DEFAULT 0x00000002UL /**< Mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1639 | #define _ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT5 0x00000002UL /**< Mode INPUT5 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1640 | #define _ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT7 0x00000003UL /**< Mode INPUT7 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1641 | #define ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT1 (_ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT1 << 4) /**< Shifted mode INPUT1 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1642 | #define ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT3 (_ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT3 << 4) /**< Shifted mode INPUT3 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1643 | #define ADC_SCANNEGSEL_INPUT4NEGSEL_DEFAULT (_ADC_SCANNEGSEL_INPUT4NEGSEL_DEFAULT << 4) /**< Shifted mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1644 | #define ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT5 (_ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT5 << 4) /**< Shifted mode INPUT5 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1645 | #define ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT7 (_ADC_SCANNEGSEL_INPUT4NEGSEL_INPUT7 << 4) /**< Shifted mode INPUT7 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1646 | #define _ADC_SCANNEGSEL_INPUT6NEGSEL_SHIFT 6 /**< Shift value for ADC_INPUT6NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1647 | #define _ADC_SCANNEGSEL_INPUT6NEGSEL_MASK 0xC0UL /**< Bit mask for ADC_INPUT6NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1648 | #define _ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT1 0x00000000UL /**< Mode INPUT1 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1649 | #define _ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT3 0x00000001UL /**< Mode INPUT3 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1650 | #define _ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT5 0x00000002UL /**< Mode INPUT5 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1651 | #define _ADC_SCANNEGSEL_INPUT6NEGSEL_DEFAULT 0x00000003UL /**< Mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1652 | #define _ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT7 0x00000003UL /**< Mode INPUT7 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1653 | #define ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT1 (_ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT1 << 6) /**< Shifted mode INPUT1 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1654 | #define ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT3 (_ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT3 << 6) /**< Shifted mode INPUT3 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1655 | #define ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT5 (_ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT5 << 6) /**< Shifted mode INPUT5 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1656 | #define ADC_SCANNEGSEL_INPUT6NEGSEL_DEFAULT (_ADC_SCANNEGSEL_INPUT6NEGSEL_DEFAULT << 6) /**< Shifted mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1657 | #define ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT7 (_ADC_SCANNEGSEL_INPUT6NEGSEL_INPUT7 << 6) /**< Shifted mode INPUT7 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1658 | #define _ADC_SCANNEGSEL_INPUT9NEGSEL_SHIFT 8 /**< Shift value for ADC_INPUT9NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1659 | #define _ADC_SCANNEGSEL_INPUT9NEGSEL_MASK 0x300UL /**< Bit mask for ADC_INPUT9NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1660 | #define _ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT8 0x00000000UL /**< Mode INPUT8 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1661 | #define _ADC_SCANNEGSEL_INPUT9NEGSEL_DEFAULT 0x00000001UL /**< Mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1662 | #define _ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT10 0x00000001UL /**< Mode INPUT10 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1663 | #define _ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT12 0x00000002UL /**< Mode INPUT12 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1664 | #define _ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT14 0x00000003UL /**< Mode INPUT14 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1665 | #define ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT8 (_ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT8 << 8) /**< Shifted mode INPUT8 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1666 | #define ADC_SCANNEGSEL_INPUT9NEGSEL_DEFAULT (_ADC_SCANNEGSEL_INPUT9NEGSEL_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1667 | #define ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT10 (_ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT10 << 8) /**< Shifted mode INPUT10 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1668 | #define ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT12 (_ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT12 << 8) /**< Shifted mode INPUT12 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1669 | #define ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT14 (_ADC_SCANNEGSEL_INPUT9NEGSEL_INPUT14 << 8) /**< Shifted mode INPUT14 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1670 | #define _ADC_SCANNEGSEL_INPUT11NEGSEL_SHIFT 10 /**< Shift value for ADC_INPUT11NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1671 | #define _ADC_SCANNEGSEL_INPUT11NEGSEL_MASK 0xC00UL /**< Bit mask for ADC_INPUT11NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1672 | #define _ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT8 0x00000000UL /**< Mode INPUT8 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1673 | #define _ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT10 0x00000001UL /**< Mode INPUT10 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1674 | #define _ADC_SCANNEGSEL_INPUT11NEGSEL_DEFAULT 0x00000002UL /**< Mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1675 | #define _ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT12 0x00000002UL /**< Mode INPUT12 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1676 | #define _ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT14 0x00000003UL /**< Mode INPUT14 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1677 | #define ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT8 (_ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT8 << 10) /**< Shifted mode INPUT8 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1678 | #define ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT10 (_ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT10 << 10) /**< Shifted mode INPUT10 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1679 | #define ADC_SCANNEGSEL_INPUT11NEGSEL_DEFAULT (_ADC_SCANNEGSEL_INPUT11NEGSEL_DEFAULT << 10) /**< Shifted mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1680 | #define ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT12 (_ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT12 << 10) /**< Shifted mode INPUT12 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1681 | #define ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT14 (_ADC_SCANNEGSEL_INPUT11NEGSEL_INPUT14 << 10) /**< Shifted mode INPUT14 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1682 | #define _ADC_SCANNEGSEL_INPUT13NEGSEL_SHIFT 12 /**< Shift value for ADC_INPUT13NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1683 | #define _ADC_SCANNEGSEL_INPUT13NEGSEL_MASK 0x3000UL /**< Bit mask for ADC_INPUT13NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1684 | #define _ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT8 0x00000000UL /**< Mode INPUT8 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1685 | #define _ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT10 0x00000001UL /**< Mode INPUT10 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1686 | #define _ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT12 0x00000002UL /**< Mode INPUT12 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1687 | #define _ADC_SCANNEGSEL_INPUT13NEGSEL_DEFAULT 0x00000003UL /**< Mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1688 | #define _ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT14 0x00000003UL /**< Mode INPUT14 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1689 | #define ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT8 (_ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT8 << 12) /**< Shifted mode INPUT8 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1690 | #define ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT10 (_ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT10 << 12) /**< Shifted mode INPUT10 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1691 | #define ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT12 (_ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT12 << 12) /**< Shifted mode INPUT12 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1692 | #define ADC_SCANNEGSEL_INPUT13NEGSEL_DEFAULT (_ADC_SCANNEGSEL_INPUT13NEGSEL_DEFAULT << 12) /**< Shifted mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1693 | #define ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT14 (_ADC_SCANNEGSEL_INPUT13NEGSEL_INPUT14 << 12) /**< Shifted mode INPUT14 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1694 | #define _ADC_SCANNEGSEL_INPUT15NEGSEL_SHIFT 14 /**< Shift value for ADC_INPUT15NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1695 | #define _ADC_SCANNEGSEL_INPUT15NEGSEL_MASK 0xC000UL /**< Bit mask for ADC_INPUT15NEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1696 | #define _ADC_SCANNEGSEL_INPUT15NEGSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1697 | #define _ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT8 0x00000000UL /**< Mode INPUT8 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1698 | #define _ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT10 0x00000001UL /**< Mode INPUT10 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1699 | #define _ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT12 0x00000002UL /**< Mode INPUT12 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1700 | #define _ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT14 0x00000003UL /**< Mode INPUT14 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1701 | #define ADC_SCANNEGSEL_INPUT15NEGSEL_DEFAULT (_ADC_SCANNEGSEL_INPUT15NEGSEL_DEFAULT << 14) /**< Shifted mode DEFAULT for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1702 | #define ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT8 (_ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT8 << 14) /**< Shifted mode INPUT8 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1703 | #define ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT10 (_ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT10 << 14) /**< Shifted mode INPUT10 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1704 | #define ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT12 (_ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT12 << 14) /**< Shifted mode INPUT12 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1705 | #define ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT14 (_ADC_SCANNEGSEL_INPUT15NEGSEL_INPUT14 << 14) /**< Shifted mode INPUT14 for ADC_SCANNEGSEL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1706 | |
| sahilmgandhi | 18:6a4db94011d3 | 1707 | /* Bit fields for ADC CMPTHR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1708 | #define _ADC_CMPTHR_RESETVALUE 0x00000000UL /**< Default value for ADC_CMPTHR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1709 | #define _ADC_CMPTHR_MASK 0xFFFFFFFFUL /**< Mask for ADC_CMPTHR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1710 | #define _ADC_CMPTHR_ADLT_SHIFT 0 /**< Shift value for ADC_ADLT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1711 | #define _ADC_CMPTHR_ADLT_MASK 0xFFFFUL /**< Bit mask for ADC_ADLT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1712 | #define _ADC_CMPTHR_ADLT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CMPTHR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1713 | #define ADC_CMPTHR_ADLT_DEFAULT (_ADC_CMPTHR_ADLT_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_CMPTHR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1714 | #define _ADC_CMPTHR_ADGT_SHIFT 16 /**< Shift value for ADC_ADGT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1715 | #define _ADC_CMPTHR_ADGT_MASK 0xFFFF0000UL /**< Bit mask for ADC_ADGT */ |
| sahilmgandhi | 18:6a4db94011d3 | 1716 | #define _ADC_CMPTHR_ADGT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CMPTHR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1717 | #define ADC_CMPTHR_ADGT_DEFAULT (_ADC_CMPTHR_ADGT_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_CMPTHR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1718 | |
| sahilmgandhi | 18:6a4db94011d3 | 1719 | /* Bit fields for ADC BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1720 | #define _ADC_BIASPROG_RESETVALUE 0x00000000UL /**< Default value for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1721 | #define _ADC_BIASPROG_MASK 0x0001100FUL /**< Mask for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1722 | #define _ADC_BIASPROG_ADCBIASPROG_SHIFT 0 /**< Shift value for ADC_ADCBIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1723 | #define _ADC_BIASPROG_ADCBIASPROG_MASK 0xFUL /**< Bit mask for ADC_ADCBIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1724 | #define _ADC_BIASPROG_ADCBIASPROG_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1725 | #define _ADC_BIASPROG_ADCBIASPROG_NORMAL 0x00000000UL /**< Mode NORMAL for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1726 | #define _ADC_BIASPROG_ADCBIASPROG_SCALE2 0x00000004UL /**< Mode SCALE2 for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1727 | #define _ADC_BIASPROG_ADCBIASPROG_SCALE4 0x00000008UL /**< Mode SCALE4 for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1728 | #define _ADC_BIASPROG_ADCBIASPROG_SCALE8 0x0000000CUL /**< Mode SCALE8 for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1729 | #define _ADC_BIASPROG_ADCBIASPROG_SCALE16 0x0000000EUL /**< Mode SCALE16 for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1730 | #define _ADC_BIASPROG_ADCBIASPROG_SCALE32 0x0000000FUL /**< Mode SCALE32 for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1731 | #define ADC_BIASPROG_ADCBIASPROG_DEFAULT (_ADC_BIASPROG_ADCBIASPROG_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1732 | #define ADC_BIASPROG_ADCBIASPROG_NORMAL (_ADC_BIASPROG_ADCBIASPROG_NORMAL << 0) /**< Shifted mode NORMAL for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1733 | #define ADC_BIASPROG_ADCBIASPROG_SCALE2 (_ADC_BIASPROG_ADCBIASPROG_SCALE2 << 0) /**< Shifted mode SCALE2 for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1734 | #define ADC_BIASPROG_ADCBIASPROG_SCALE4 (_ADC_BIASPROG_ADCBIASPROG_SCALE4 << 0) /**< Shifted mode SCALE4 for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1735 | #define ADC_BIASPROG_ADCBIASPROG_SCALE8 (_ADC_BIASPROG_ADCBIASPROG_SCALE8 << 0) /**< Shifted mode SCALE8 for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1736 | #define ADC_BIASPROG_ADCBIASPROG_SCALE16 (_ADC_BIASPROG_ADCBIASPROG_SCALE16 << 0) /**< Shifted mode SCALE16 for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1737 | #define ADC_BIASPROG_ADCBIASPROG_SCALE32 (_ADC_BIASPROG_ADCBIASPROG_SCALE32 << 0) /**< Shifted mode SCALE32 for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1738 | #define ADC_BIASPROG_VFAULTCLR (0x1UL << 12) /**< Clear VREFOF flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1739 | #define _ADC_BIASPROG_VFAULTCLR_SHIFT 12 /**< Shift value for ADC_VFAULTCLR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1740 | #define _ADC_BIASPROG_VFAULTCLR_MASK 0x1000UL /**< Bit mask for ADC_VFAULTCLR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1741 | #define _ADC_BIASPROG_VFAULTCLR_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1742 | #define ADC_BIASPROG_VFAULTCLR_DEFAULT (_ADC_BIASPROG_VFAULTCLR_DEFAULT << 12) /**< Shifted mode DEFAULT for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1743 | #define ADC_BIASPROG_GPBIASACC (0x1UL << 16) /**< Accuracy setting for the system bias during ADC operation */ |
| sahilmgandhi | 18:6a4db94011d3 | 1744 | #define _ADC_BIASPROG_GPBIASACC_SHIFT 16 /**< Shift value for ADC_GPBIASACC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1745 | #define _ADC_BIASPROG_GPBIASACC_MASK 0x10000UL /**< Bit mask for ADC_GPBIASACC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1746 | #define _ADC_BIASPROG_GPBIASACC_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1747 | #define _ADC_BIASPROG_GPBIASACC_HIGHACC 0x00000000UL /**< Mode HIGHACC for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1748 | #define _ADC_BIASPROG_GPBIASACC_LOWACC 0x00000001UL /**< Mode LOWACC for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1749 | #define ADC_BIASPROG_GPBIASACC_DEFAULT (_ADC_BIASPROG_GPBIASACC_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1750 | #define ADC_BIASPROG_GPBIASACC_HIGHACC (_ADC_BIASPROG_GPBIASACC_HIGHACC << 16) /**< Shifted mode HIGHACC for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1751 | #define ADC_BIASPROG_GPBIASACC_LOWACC (_ADC_BIASPROG_GPBIASACC_LOWACC << 16) /**< Shifted mode LOWACC for ADC_BIASPROG */ |
| sahilmgandhi | 18:6a4db94011d3 | 1752 | |
| sahilmgandhi | 18:6a4db94011d3 | 1753 | /* Bit fields for ADC CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1754 | #define _ADC_CAL_RESETVALUE 0x40784078UL /**< Default value for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1755 | #define _ADC_CAL_MASK 0xFFFFFFFFUL /**< Mask for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1756 | #define _ADC_CAL_SINGLEOFFSET_SHIFT 0 /**< Shift value for ADC_SINGLEOFFSET */ |
| sahilmgandhi | 18:6a4db94011d3 | 1757 | #define _ADC_CAL_SINGLEOFFSET_MASK 0xFUL /**< Bit mask for ADC_SINGLEOFFSET */ |
| sahilmgandhi | 18:6a4db94011d3 | 1758 | #define _ADC_CAL_SINGLEOFFSET_DEFAULT 0x00000008UL /**< Mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1759 | #define ADC_CAL_SINGLEOFFSET_DEFAULT (_ADC_CAL_SINGLEOFFSET_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1760 | #define _ADC_CAL_SINGLEOFFSETINV_SHIFT 4 /**< Shift value for ADC_SINGLEOFFSETINV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1761 | #define _ADC_CAL_SINGLEOFFSETINV_MASK 0xF0UL /**< Bit mask for ADC_SINGLEOFFSETINV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1762 | #define _ADC_CAL_SINGLEOFFSETINV_DEFAULT 0x00000007UL /**< Mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1763 | #define ADC_CAL_SINGLEOFFSETINV_DEFAULT (_ADC_CAL_SINGLEOFFSETINV_DEFAULT << 4) /**< Shifted mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1764 | #define _ADC_CAL_SINGLEGAIN_SHIFT 8 /**< Shift value for ADC_SINGLEGAIN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1765 | #define _ADC_CAL_SINGLEGAIN_MASK 0x7F00UL /**< Bit mask for ADC_SINGLEGAIN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1766 | #define _ADC_CAL_SINGLEGAIN_DEFAULT 0x00000040UL /**< Mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1767 | #define ADC_CAL_SINGLEGAIN_DEFAULT (_ADC_CAL_SINGLEGAIN_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1768 | #define ADC_CAL_OFFSETINVMODE (0x1UL << 15) /**< Negative single-ended offset calibration is enabled */ |
| sahilmgandhi | 18:6a4db94011d3 | 1769 | #define _ADC_CAL_OFFSETINVMODE_SHIFT 15 /**< Shift value for ADC_OFFSETINVMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 1770 | #define _ADC_CAL_OFFSETINVMODE_MASK 0x8000UL /**< Bit mask for ADC_OFFSETINVMODE */ |
| sahilmgandhi | 18:6a4db94011d3 | 1771 | #define _ADC_CAL_OFFSETINVMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1772 | #define ADC_CAL_OFFSETINVMODE_DEFAULT (_ADC_CAL_OFFSETINVMODE_DEFAULT << 15) /**< Shifted mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1773 | #define _ADC_CAL_SCANOFFSET_SHIFT 16 /**< Shift value for ADC_SCANOFFSET */ |
| sahilmgandhi | 18:6a4db94011d3 | 1774 | #define _ADC_CAL_SCANOFFSET_MASK 0xF0000UL /**< Bit mask for ADC_SCANOFFSET */ |
| sahilmgandhi | 18:6a4db94011d3 | 1775 | #define _ADC_CAL_SCANOFFSET_DEFAULT 0x00000008UL /**< Mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1776 | #define ADC_CAL_SCANOFFSET_DEFAULT (_ADC_CAL_SCANOFFSET_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1777 | #define _ADC_CAL_SCANOFFSETINV_SHIFT 20 /**< Shift value for ADC_SCANOFFSETINV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1778 | #define _ADC_CAL_SCANOFFSETINV_MASK 0xF00000UL /**< Bit mask for ADC_SCANOFFSETINV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1779 | #define _ADC_CAL_SCANOFFSETINV_DEFAULT 0x00000007UL /**< Mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1780 | #define ADC_CAL_SCANOFFSETINV_DEFAULT (_ADC_CAL_SCANOFFSETINV_DEFAULT << 20) /**< Shifted mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1781 | #define _ADC_CAL_SCANGAIN_SHIFT 24 /**< Shift value for ADC_SCANGAIN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1782 | #define _ADC_CAL_SCANGAIN_MASK 0x7F000000UL /**< Bit mask for ADC_SCANGAIN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1783 | #define _ADC_CAL_SCANGAIN_DEFAULT 0x00000040UL /**< Mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1784 | #define ADC_CAL_SCANGAIN_DEFAULT (_ADC_CAL_SCANGAIN_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1785 | #define ADC_CAL_CALEN (0x1UL << 31) /**< Calibration mode is enabled */ |
| sahilmgandhi | 18:6a4db94011d3 | 1786 | #define _ADC_CAL_CALEN_SHIFT 31 /**< Shift value for ADC_CALEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1787 | #define _ADC_CAL_CALEN_MASK 0x80000000UL /**< Bit mask for ADC_CALEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1788 | #define _ADC_CAL_CALEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1789 | #define ADC_CAL_CALEN_DEFAULT (_ADC_CAL_CALEN_DEFAULT << 31) /**< Shifted mode DEFAULT for ADC_CAL */ |
| sahilmgandhi | 18:6a4db94011d3 | 1790 | |
| sahilmgandhi | 18:6a4db94011d3 | 1791 | /* Bit fields for ADC IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1792 | #define _ADC_IF_RESETVALUE 0x00000000UL /**< Default value for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1793 | #define _ADC_IF_MASK 0x03030F03UL /**< Mask for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1794 | #define ADC_IF_SINGLE (0x1UL << 0) /**< Single Conversion Complete Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1795 | #define _ADC_IF_SINGLE_SHIFT 0 /**< Shift value for ADC_SINGLE */ |
| sahilmgandhi | 18:6a4db94011d3 | 1796 | #define _ADC_IF_SINGLE_MASK 0x1UL /**< Bit mask for ADC_SINGLE */ |
| sahilmgandhi | 18:6a4db94011d3 | 1797 | #define _ADC_IF_SINGLE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1798 | #define ADC_IF_SINGLE_DEFAULT (_ADC_IF_SINGLE_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1799 | #define ADC_IF_SCAN (0x1UL << 1) /**< Scan Conversion Complete Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1800 | #define _ADC_IF_SCAN_SHIFT 1 /**< Shift value for ADC_SCAN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1801 | #define _ADC_IF_SCAN_MASK 0x2UL /**< Bit mask for ADC_SCAN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1802 | #define _ADC_IF_SCAN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1803 | #define ADC_IF_SCAN_DEFAULT (_ADC_IF_SCAN_DEFAULT << 1) /**< Shifted mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1804 | #define ADC_IF_SINGLEOF (0x1UL << 8) /**< Single FIFO Overflow Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1805 | #define _ADC_IF_SINGLEOF_SHIFT 8 /**< Shift value for ADC_SINGLEOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1806 | #define _ADC_IF_SINGLEOF_MASK 0x100UL /**< Bit mask for ADC_SINGLEOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1807 | #define _ADC_IF_SINGLEOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1808 | #define ADC_IF_SINGLEOF_DEFAULT (_ADC_IF_SINGLEOF_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1809 | #define ADC_IF_SCANOF (0x1UL << 9) /**< Scan FIFO Overflow Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1810 | #define _ADC_IF_SCANOF_SHIFT 9 /**< Shift value for ADC_SCANOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1811 | #define _ADC_IF_SCANOF_MASK 0x200UL /**< Bit mask for ADC_SCANOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1812 | #define _ADC_IF_SCANOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1813 | #define ADC_IF_SCANOF_DEFAULT (_ADC_IF_SCANOF_DEFAULT << 9) /**< Shifted mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1814 | #define ADC_IF_SINGLEUF (0x1UL << 10) /**< Single FIFO Underflow Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1815 | #define _ADC_IF_SINGLEUF_SHIFT 10 /**< Shift value for ADC_SINGLEUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1816 | #define _ADC_IF_SINGLEUF_MASK 0x400UL /**< Bit mask for ADC_SINGLEUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1817 | #define _ADC_IF_SINGLEUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1818 | #define ADC_IF_SINGLEUF_DEFAULT (_ADC_IF_SINGLEUF_DEFAULT << 10) /**< Shifted mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1819 | #define ADC_IF_SCANUF (0x1UL << 11) /**< Scan FIFO Underflow Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1820 | #define _ADC_IF_SCANUF_SHIFT 11 /**< Shift value for ADC_SCANUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1821 | #define _ADC_IF_SCANUF_MASK 0x800UL /**< Bit mask for ADC_SCANUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1822 | #define _ADC_IF_SCANUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1823 | #define ADC_IF_SCANUF_DEFAULT (_ADC_IF_SCANUF_DEFAULT << 11) /**< Shifted mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1824 | #define ADC_IF_SINGLECMP (0x1UL << 16) /**< Single Result Compare Match Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1825 | #define _ADC_IF_SINGLECMP_SHIFT 16 /**< Shift value for ADC_SINGLECMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1826 | #define _ADC_IF_SINGLECMP_MASK 0x10000UL /**< Bit mask for ADC_SINGLECMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1827 | #define _ADC_IF_SINGLECMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1828 | #define ADC_IF_SINGLECMP_DEFAULT (_ADC_IF_SINGLECMP_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1829 | #define ADC_IF_SCANCMP (0x1UL << 17) /**< Scan Result Compare Match Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1830 | #define _ADC_IF_SCANCMP_SHIFT 17 /**< Shift value for ADC_SCANCMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1831 | #define _ADC_IF_SCANCMP_MASK 0x20000UL /**< Bit mask for ADC_SCANCMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1832 | #define _ADC_IF_SCANCMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1833 | #define ADC_IF_SCANCMP_DEFAULT (_ADC_IF_SCANCMP_DEFAULT << 17) /**< Shifted mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1834 | #define ADC_IF_VREFOV (0x1UL << 24) /**< VREF Over Voltage Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1835 | #define _ADC_IF_VREFOV_SHIFT 24 /**< Shift value for ADC_VREFOV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1836 | #define _ADC_IF_VREFOV_MASK 0x1000000UL /**< Bit mask for ADC_VREFOV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1837 | #define _ADC_IF_VREFOV_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1838 | #define ADC_IF_VREFOV_DEFAULT (_ADC_IF_VREFOV_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1839 | #define ADC_IF_PROGERR (0x1UL << 25) /**< Programming Error Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1840 | #define _ADC_IF_PROGERR_SHIFT 25 /**< Shift value for ADC_PROGERR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1841 | #define _ADC_IF_PROGERR_MASK 0x2000000UL /**< Bit mask for ADC_PROGERR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1842 | #define _ADC_IF_PROGERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1843 | #define ADC_IF_PROGERR_DEFAULT (_ADC_IF_PROGERR_DEFAULT << 25) /**< Shifted mode DEFAULT for ADC_IF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1844 | |
| sahilmgandhi | 18:6a4db94011d3 | 1845 | /* Bit fields for ADC IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1846 | #define _ADC_IFS_RESETVALUE 0x00000000UL /**< Default value for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1847 | #define _ADC_IFS_MASK 0x03030F00UL /**< Mask for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1848 | #define ADC_IFS_SINGLEOF (0x1UL << 8) /**< Set SINGLEOF Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1849 | #define _ADC_IFS_SINGLEOF_SHIFT 8 /**< Shift value for ADC_SINGLEOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1850 | #define _ADC_IFS_SINGLEOF_MASK 0x100UL /**< Bit mask for ADC_SINGLEOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1851 | #define _ADC_IFS_SINGLEOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1852 | #define ADC_IFS_SINGLEOF_DEFAULT (_ADC_IFS_SINGLEOF_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1853 | #define ADC_IFS_SCANOF (0x1UL << 9) /**< Set SCANOF Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1854 | #define _ADC_IFS_SCANOF_SHIFT 9 /**< Shift value for ADC_SCANOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1855 | #define _ADC_IFS_SCANOF_MASK 0x200UL /**< Bit mask for ADC_SCANOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1856 | #define _ADC_IFS_SCANOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1857 | #define ADC_IFS_SCANOF_DEFAULT (_ADC_IFS_SCANOF_DEFAULT << 9) /**< Shifted mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1858 | #define ADC_IFS_SINGLEUF (0x1UL << 10) /**< Set SINGLEUF Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1859 | #define _ADC_IFS_SINGLEUF_SHIFT 10 /**< Shift value for ADC_SINGLEUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1860 | #define _ADC_IFS_SINGLEUF_MASK 0x400UL /**< Bit mask for ADC_SINGLEUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1861 | #define _ADC_IFS_SINGLEUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1862 | #define ADC_IFS_SINGLEUF_DEFAULT (_ADC_IFS_SINGLEUF_DEFAULT << 10) /**< Shifted mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1863 | #define ADC_IFS_SCANUF (0x1UL << 11) /**< Set SCANUF Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1864 | #define _ADC_IFS_SCANUF_SHIFT 11 /**< Shift value for ADC_SCANUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1865 | #define _ADC_IFS_SCANUF_MASK 0x800UL /**< Bit mask for ADC_SCANUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1866 | #define _ADC_IFS_SCANUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1867 | #define ADC_IFS_SCANUF_DEFAULT (_ADC_IFS_SCANUF_DEFAULT << 11) /**< Shifted mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1868 | #define ADC_IFS_SINGLECMP (0x1UL << 16) /**< Set SINGLECMP Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1869 | #define _ADC_IFS_SINGLECMP_SHIFT 16 /**< Shift value for ADC_SINGLECMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1870 | #define _ADC_IFS_SINGLECMP_MASK 0x10000UL /**< Bit mask for ADC_SINGLECMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1871 | #define _ADC_IFS_SINGLECMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1872 | #define ADC_IFS_SINGLECMP_DEFAULT (_ADC_IFS_SINGLECMP_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1873 | #define ADC_IFS_SCANCMP (0x1UL << 17) /**< Set SCANCMP Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1874 | #define _ADC_IFS_SCANCMP_SHIFT 17 /**< Shift value for ADC_SCANCMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1875 | #define _ADC_IFS_SCANCMP_MASK 0x20000UL /**< Bit mask for ADC_SCANCMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1876 | #define _ADC_IFS_SCANCMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1877 | #define ADC_IFS_SCANCMP_DEFAULT (_ADC_IFS_SCANCMP_DEFAULT << 17) /**< Shifted mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1878 | #define ADC_IFS_VREFOV (0x1UL << 24) /**< Set VREFOV Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1879 | #define _ADC_IFS_VREFOV_SHIFT 24 /**< Shift value for ADC_VREFOV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1880 | #define _ADC_IFS_VREFOV_MASK 0x1000000UL /**< Bit mask for ADC_VREFOV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1881 | #define _ADC_IFS_VREFOV_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1882 | #define ADC_IFS_VREFOV_DEFAULT (_ADC_IFS_VREFOV_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1883 | #define ADC_IFS_PROGERR (0x1UL << 25) /**< Set PROGERR Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1884 | #define _ADC_IFS_PROGERR_SHIFT 25 /**< Shift value for ADC_PROGERR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1885 | #define _ADC_IFS_PROGERR_MASK 0x2000000UL /**< Bit mask for ADC_PROGERR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1886 | #define _ADC_IFS_PROGERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1887 | #define ADC_IFS_PROGERR_DEFAULT (_ADC_IFS_PROGERR_DEFAULT << 25) /**< Shifted mode DEFAULT for ADC_IFS */ |
| sahilmgandhi | 18:6a4db94011d3 | 1888 | |
| sahilmgandhi | 18:6a4db94011d3 | 1889 | /* Bit fields for ADC IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1890 | #define _ADC_IFC_RESETVALUE 0x00000000UL /**< Default value for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1891 | #define _ADC_IFC_MASK 0x03030F00UL /**< Mask for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1892 | #define ADC_IFC_SINGLEOF (0x1UL << 8) /**< Clear SINGLEOF Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1893 | #define _ADC_IFC_SINGLEOF_SHIFT 8 /**< Shift value for ADC_SINGLEOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1894 | #define _ADC_IFC_SINGLEOF_MASK 0x100UL /**< Bit mask for ADC_SINGLEOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1895 | #define _ADC_IFC_SINGLEOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1896 | #define ADC_IFC_SINGLEOF_DEFAULT (_ADC_IFC_SINGLEOF_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1897 | #define ADC_IFC_SCANOF (0x1UL << 9) /**< Clear SCANOF Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1898 | #define _ADC_IFC_SCANOF_SHIFT 9 /**< Shift value for ADC_SCANOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1899 | #define _ADC_IFC_SCANOF_MASK 0x200UL /**< Bit mask for ADC_SCANOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1900 | #define _ADC_IFC_SCANOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1901 | #define ADC_IFC_SCANOF_DEFAULT (_ADC_IFC_SCANOF_DEFAULT << 9) /**< Shifted mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1902 | #define ADC_IFC_SINGLEUF (0x1UL << 10) /**< Clear SINGLEUF Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1903 | #define _ADC_IFC_SINGLEUF_SHIFT 10 /**< Shift value for ADC_SINGLEUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1904 | #define _ADC_IFC_SINGLEUF_MASK 0x400UL /**< Bit mask for ADC_SINGLEUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1905 | #define _ADC_IFC_SINGLEUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1906 | #define ADC_IFC_SINGLEUF_DEFAULT (_ADC_IFC_SINGLEUF_DEFAULT << 10) /**< Shifted mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1907 | #define ADC_IFC_SCANUF (0x1UL << 11) /**< Clear SCANUF Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1908 | #define _ADC_IFC_SCANUF_SHIFT 11 /**< Shift value for ADC_SCANUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1909 | #define _ADC_IFC_SCANUF_MASK 0x800UL /**< Bit mask for ADC_SCANUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1910 | #define _ADC_IFC_SCANUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1911 | #define ADC_IFC_SCANUF_DEFAULT (_ADC_IFC_SCANUF_DEFAULT << 11) /**< Shifted mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1912 | #define ADC_IFC_SINGLECMP (0x1UL << 16) /**< Clear SINGLECMP Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1913 | #define _ADC_IFC_SINGLECMP_SHIFT 16 /**< Shift value for ADC_SINGLECMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1914 | #define _ADC_IFC_SINGLECMP_MASK 0x10000UL /**< Bit mask for ADC_SINGLECMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1915 | #define _ADC_IFC_SINGLECMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1916 | #define ADC_IFC_SINGLECMP_DEFAULT (_ADC_IFC_SINGLECMP_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1917 | #define ADC_IFC_SCANCMP (0x1UL << 17) /**< Clear SCANCMP Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1918 | #define _ADC_IFC_SCANCMP_SHIFT 17 /**< Shift value for ADC_SCANCMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1919 | #define _ADC_IFC_SCANCMP_MASK 0x20000UL /**< Bit mask for ADC_SCANCMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1920 | #define _ADC_IFC_SCANCMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1921 | #define ADC_IFC_SCANCMP_DEFAULT (_ADC_IFC_SCANCMP_DEFAULT << 17) /**< Shifted mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1922 | #define ADC_IFC_VREFOV (0x1UL << 24) /**< Clear VREFOV Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1923 | #define _ADC_IFC_VREFOV_SHIFT 24 /**< Shift value for ADC_VREFOV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1924 | #define _ADC_IFC_VREFOV_MASK 0x1000000UL /**< Bit mask for ADC_VREFOV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1925 | #define _ADC_IFC_VREFOV_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1926 | #define ADC_IFC_VREFOV_DEFAULT (_ADC_IFC_VREFOV_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1927 | #define ADC_IFC_PROGERR (0x1UL << 25) /**< Clear PROGERR Interrupt Flag */ |
| sahilmgandhi | 18:6a4db94011d3 | 1928 | #define _ADC_IFC_PROGERR_SHIFT 25 /**< Shift value for ADC_PROGERR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1929 | #define _ADC_IFC_PROGERR_MASK 0x2000000UL /**< Bit mask for ADC_PROGERR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1930 | #define _ADC_IFC_PROGERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1931 | #define ADC_IFC_PROGERR_DEFAULT (_ADC_IFC_PROGERR_DEFAULT << 25) /**< Shifted mode DEFAULT for ADC_IFC */ |
| sahilmgandhi | 18:6a4db94011d3 | 1932 | |
| sahilmgandhi | 18:6a4db94011d3 | 1933 | /* Bit fields for ADC IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1934 | #define _ADC_IEN_RESETVALUE 0x00000000UL /**< Default value for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1935 | #define _ADC_IEN_MASK 0x03030F03UL /**< Mask for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1936 | #define ADC_IEN_SINGLE (0x1UL << 0) /**< SINGLE Interrupt Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1937 | #define _ADC_IEN_SINGLE_SHIFT 0 /**< Shift value for ADC_SINGLE */ |
| sahilmgandhi | 18:6a4db94011d3 | 1938 | #define _ADC_IEN_SINGLE_MASK 0x1UL /**< Bit mask for ADC_SINGLE */ |
| sahilmgandhi | 18:6a4db94011d3 | 1939 | #define _ADC_IEN_SINGLE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1940 | #define ADC_IEN_SINGLE_DEFAULT (_ADC_IEN_SINGLE_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1941 | #define ADC_IEN_SCAN (0x1UL << 1) /**< SCAN Interrupt Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1942 | #define _ADC_IEN_SCAN_SHIFT 1 /**< Shift value for ADC_SCAN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1943 | #define _ADC_IEN_SCAN_MASK 0x2UL /**< Bit mask for ADC_SCAN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1944 | #define _ADC_IEN_SCAN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1945 | #define ADC_IEN_SCAN_DEFAULT (_ADC_IEN_SCAN_DEFAULT << 1) /**< Shifted mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1946 | #define ADC_IEN_SINGLEOF (0x1UL << 8) /**< SINGLEOF Interrupt Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1947 | #define _ADC_IEN_SINGLEOF_SHIFT 8 /**< Shift value for ADC_SINGLEOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1948 | #define _ADC_IEN_SINGLEOF_MASK 0x100UL /**< Bit mask for ADC_SINGLEOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1949 | #define _ADC_IEN_SINGLEOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1950 | #define ADC_IEN_SINGLEOF_DEFAULT (_ADC_IEN_SINGLEOF_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1951 | #define ADC_IEN_SCANOF (0x1UL << 9) /**< SCANOF Interrupt Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1952 | #define _ADC_IEN_SCANOF_SHIFT 9 /**< Shift value for ADC_SCANOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1953 | #define _ADC_IEN_SCANOF_MASK 0x200UL /**< Bit mask for ADC_SCANOF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1954 | #define _ADC_IEN_SCANOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1955 | #define ADC_IEN_SCANOF_DEFAULT (_ADC_IEN_SCANOF_DEFAULT << 9) /**< Shifted mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1956 | #define ADC_IEN_SINGLEUF (0x1UL << 10) /**< SINGLEUF Interrupt Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1957 | #define _ADC_IEN_SINGLEUF_SHIFT 10 /**< Shift value for ADC_SINGLEUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1958 | #define _ADC_IEN_SINGLEUF_MASK 0x400UL /**< Bit mask for ADC_SINGLEUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1959 | #define _ADC_IEN_SINGLEUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1960 | #define ADC_IEN_SINGLEUF_DEFAULT (_ADC_IEN_SINGLEUF_DEFAULT << 10) /**< Shifted mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1961 | #define ADC_IEN_SCANUF (0x1UL << 11) /**< SCANUF Interrupt Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1962 | #define _ADC_IEN_SCANUF_SHIFT 11 /**< Shift value for ADC_SCANUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1963 | #define _ADC_IEN_SCANUF_MASK 0x800UL /**< Bit mask for ADC_SCANUF */ |
| sahilmgandhi | 18:6a4db94011d3 | 1964 | #define _ADC_IEN_SCANUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1965 | #define ADC_IEN_SCANUF_DEFAULT (_ADC_IEN_SCANUF_DEFAULT << 11) /**< Shifted mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1966 | #define ADC_IEN_SINGLECMP (0x1UL << 16) /**< SINGLECMP Interrupt Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1967 | #define _ADC_IEN_SINGLECMP_SHIFT 16 /**< Shift value for ADC_SINGLECMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1968 | #define _ADC_IEN_SINGLECMP_MASK 0x10000UL /**< Bit mask for ADC_SINGLECMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1969 | #define _ADC_IEN_SINGLECMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1970 | #define ADC_IEN_SINGLECMP_DEFAULT (_ADC_IEN_SINGLECMP_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1971 | #define ADC_IEN_SCANCMP (0x1UL << 17) /**< SCANCMP Interrupt Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1972 | #define _ADC_IEN_SCANCMP_SHIFT 17 /**< Shift value for ADC_SCANCMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1973 | #define _ADC_IEN_SCANCMP_MASK 0x20000UL /**< Bit mask for ADC_SCANCMP */ |
| sahilmgandhi | 18:6a4db94011d3 | 1974 | #define _ADC_IEN_SCANCMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1975 | #define ADC_IEN_SCANCMP_DEFAULT (_ADC_IEN_SCANCMP_DEFAULT << 17) /**< Shifted mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1976 | #define ADC_IEN_VREFOV (0x1UL << 24) /**< VREFOV Interrupt Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1977 | #define _ADC_IEN_VREFOV_SHIFT 24 /**< Shift value for ADC_VREFOV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1978 | #define _ADC_IEN_VREFOV_MASK 0x1000000UL /**< Bit mask for ADC_VREFOV */ |
| sahilmgandhi | 18:6a4db94011d3 | 1979 | #define _ADC_IEN_VREFOV_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1980 | #define ADC_IEN_VREFOV_DEFAULT (_ADC_IEN_VREFOV_DEFAULT << 24) /**< Shifted mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1981 | #define ADC_IEN_PROGERR (0x1UL << 25) /**< PROGERR Interrupt Enable */ |
| sahilmgandhi | 18:6a4db94011d3 | 1982 | #define _ADC_IEN_PROGERR_SHIFT 25 /**< Shift value for ADC_PROGERR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1983 | #define _ADC_IEN_PROGERR_MASK 0x2000000UL /**< Bit mask for ADC_PROGERR */ |
| sahilmgandhi | 18:6a4db94011d3 | 1984 | #define _ADC_IEN_PROGERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1985 | #define ADC_IEN_PROGERR_DEFAULT (_ADC_IEN_PROGERR_DEFAULT << 25) /**< Shifted mode DEFAULT for ADC_IEN */ |
| sahilmgandhi | 18:6a4db94011d3 | 1986 | |
| sahilmgandhi | 18:6a4db94011d3 | 1987 | /* Bit fields for ADC SINGLEDATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1988 | #define _ADC_SINGLEDATA_RESETVALUE 0x00000000UL /**< Default value for ADC_SINGLEDATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1989 | #define _ADC_SINGLEDATA_MASK 0xFFFFFFFFUL /**< Mask for ADC_SINGLEDATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1990 | #define _ADC_SINGLEDATA_DATA_SHIFT 0 /**< Shift value for ADC_DATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1991 | #define _ADC_SINGLEDATA_DATA_MASK 0xFFFFFFFFUL /**< Bit mask for ADC_DATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1992 | #define _ADC_SINGLEDATA_DATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLEDATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1993 | #define ADC_SINGLEDATA_DATA_DEFAULT (_ADC_SINGLEDATA_DATA_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SINGLEDATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1994 | |
| sahilmgandhi | 18:6a4db94011d3 | 1995 | /* Bit fields for ADC SCANDATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1996 | #define _ADC_SCANDATA_RESETVALUE 0x00000000UL /**< Default value for ADC_SCANDATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1997 | #define _ADC_SCANDATA_MASK 0xFFFFFFFFUL /**< Mask for ADC_SCANDATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1998 | #define _ADC_SCANDATA_DATA_SHIFT 0 /**< Shift value for ADC_DATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 1999 | #define _ADC_SCANDATA_DATA_MASK 0xFFFFFFFFUL /**< Bit mask for ADC_DATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 2000 | #define _ADC_SCANDATA_DATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANDATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 2001 | #define ADC_SCANDATA_DATA_DEFAULT (_ADC_SCANDATA_DATA_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANDATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 2002 | |
| sahilmgandhi | 18:6a4db94011d3 | 2003 | /* Bit fields for ADC SINGLEDATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2004 | #define _ADC_SINGLEDATAP_RESETVALUE 0x00000000UL /**< Default value for ADC_SINGLEDATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2005 | #define _ADC_SINGLEDATAP_MASK 0xFFFFFFFFUL /**< Mask for ADC_SINGLEDATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2006 | #define _ADC_SINGLEDATAP_DATAP_SHIFT 0 /**< Shift value for ADC_DATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2007 | #define _ADC_SINGLEDATAP_DATAP_MASK 0xFFFFFFFFUL /**< Bit mask for ADC_DATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2008 | #define _ADC_SINGLEDATAP_DATAP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLEDATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2009 | #define ADC_SINGLEDATAP_DATAP_DEFAULT (_ADC_SINGLEDATAP_DATAP_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SINGLEDATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2010 | |
| sahilmgandhi | 18:6a4db94011d3 | 2011 | /* Bit fields for ADC SCANDATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2012 | #define _ADC_SCANDATAP_RESETVALUE 0x00000000UL /**< Default value for ADC_SCANDATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2013 | #define _ADC_SCANDATAP_MASK 0xFFFFFFFFUL /**< Mask for ADC_SCANDATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2014 | #define _ADC_SCANDATAP_DATAP_SHIFT 0 /**< Shift value for ADC_DATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2015 | #define _ADC_SCANDATAP_DATAP_MASK 0xFFFFFFFFUL /**< Bit mask for ADC_DATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2016 | #define _ADC_SCANDATAP_DATAP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANDATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2017 | #define ADC_SCANDATAP_DATAP_DEFAULT (_ADC_SCANDATAP_DATAP_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANDATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2018 | |
| sahilmgandhi | 18:6a4db94011d3 | 2019 | /* Bit fields for ADC SCANDATAX */ |
| sahilmgandhi | 18:6a4db94011d3 | 2020 | #define _ADC_SCANDATAX_RESETVALUE 0x00000000UL /**< Default value for ADC_SCANDATAX */ |
| sahilmgandhi | 18:6a4db94011d3 | 2021 | #define _ADC_SCANDATAX_MASK 0x001FFFFFUL /**< Mask for ADC_SCANDATAX */ |
| sahilmgandhi | 18:6a4db94011d3 | 2022 | #define _ADC_SCANDATAX_DATA_SHIFT 0 /**< Shift value for ADC_DATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 2023 | #define _ADC_SCANDATAX_DATA_MASK 0xFFFFUL /**< Bit mask for ADC_DATA */ |
| sahilmgandhi | 18:6a4db94011d3 | 2024 | #define _ADC_SCANDATAX_DATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANDATAX */ |
| sahilmgandhi | 18:6a4db94011d3 | 2025 | #define ADC_SCANDATAX_DATA_DEFAULT (_ADC_SCANDATAX_DATA_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANDATAX */ |
| sahilmgandhi | 18:6a4db94011d3 | 2026 | #define _ADC_SCANDATAX_SCANINPUTID_SHIFT 16 /**< Shift value for ADC_SCANINPUTID */ |
| sahilmgandhi | 18:6a4db94011d3 | 2027 | #define _ADC_SCANDATAX_SCANINPUTID_MASK 0x1F0000UL /**< Bit mask for ADC_SCANINPUTID */ |
| sahilmgandhi | 18:6a4db94011d3 | 2028 | #define _ADC_SCANDATAX_SCANINPUTID_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANDATAX */ |
| sahilmgandhi | 18:6a4db94011d3 | 2029 | #define ADC_SCANDATAX_SCANINPUTID_DEFAULT (_ADC_SCANDATAX_SCANINPUTID_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_SCANDATAX */ |
| sahilmgandhi | 18:6a4db94011d3 | 2030 | |
| sahilmgandhi | 18:6a4db94011d3 | 2031 | /* Bit fields for ADC SCANDATAXP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2032 | #define _ADC_SCANDATAXP_RESETVALUE 0x00000000UL /**< Default value for ADC_SCANDATAXP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2033 | #define _ADC_SCANDATAXP_MASK 0x001FFFFFUL /**< Mask for ADC_SCANDATAXP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2034 | #define _ADC_SCANDATAXP_DATAP_SHIFT 0 /**< Shift value for ADC_DATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2035 | #define _ADC_SCANDATAXP_DATAP_MASK 0xFFFFUL /**< Bit mask for ADC_DATAP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2036 | #define _ADC_SCANDATAXP_DATAP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANDATAXP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2037 | #define ADC_SCANDATAXP_DATAP_DEFAULT (_ADC_SCANDATAXP_DATAP_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANDATAXP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2038 | #define _ADC_SCANDATAXP_SCANINPUTIDPEEK_SHIFT 16 /**< Shift value for ADC_SCANINPUTIDPEEK */ |
| sahilmgandhi | 18:6a4db94011d3 | 2039 | #define _ADC_SCANDATAXP_SCANINPUTIDPEEK_MASK 0x1F0000UL /**< Bit mask for ADC_SCANINPUTIDPEEK */ |
| sahilmgandhi | 18:6a4db94011d3 | 2040 | #define _ADC_SCANDATAXP_SCANINPUTIDPEEK_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANDATAXP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2041 | #define ADC_SCANDATAXP_SCANINPUTIDPEEK_DEFAULT (_ADC_SCANDATAXP_SCANINPUTIDPEEK_DEFAULT << 16) /**< Shifted mode DEFAULT for ADC_SCANDATAXP */ |
| sahilmgandhi | 18:6a4db94011d3 | 2042 | |
| sahilmgandhi | 18:6a4db94011d3 | 2043 | /* Bit fields for ADC APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2044 | #define _ADC_APORTREQ_RESETVALUE 0x00000000UL /**< Default value for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2045 | #define _ADC_APORTREQ_MASK 0x000003FFUL /**< Mask for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2046 | #define ADC_APORTREQ_APORT0XREQ (0x1UL << 0) /**< 1 if the bus connected to APORT0X is requested */ |
| sahilmgandhi | 18:6a4db94011d3 | 2047 | #define _ADC_APORTREQ_APORT0XREQ_SHIFT 0 /**< Shift value for ADC_APORT0XREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2048 | #define _ADC_APORTREQ_APORT0XREQ_MASK 0x1UL /**< Bit mask for ADC_APORT0XREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2049 | #define _ADC_APORTREQ_APORT0XREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2050 | #define ADC_APORTREQ_APORT0XREQ_DEFAULT (_ADC_APORTREQ_APORT0XREQ_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2051 | #define ADC_APORTREQ_APORT0YREQ (0x1UL << 1) /**< 1 if the bus connected to APORT0Y is requested */ |
| sahilmgandhi | 18:6a4db94011d3 | 2052 | #define _ADC_APORTREQ_APORT0YREQ_SHIFT 1 /**< Shift value for ADC_APORT0YREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2053 | #define _ADC_APORTREQ_APORT0YREQ_MASK 0x2UL /**< Bit mask for ADC_APORT0YREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2054 | #define _ADC_APORTREQ_APORT0YREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2055 | #define ADC_APORTREQ_APORT0YREQ_DEFAULT (_ADC_APORTREQ_APORT0YREQ_DEFAULT << 1) /**< Shifted mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2056 | #define ADC_APORTREQ_APORT1XREQ (0x1UL << 2) /**< 1 if the bus connected to APORT1X is requested */ |
| sahilmgandhi | 18:6a4db94011d3 | 2057 | #define _ADC_APORTREQ_APORT1XREQ_SHIFT 2 /**< Shift value for ADC_APORT1XREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2058 | #define _ADC_APORTREQ_APORT1XREQ_MASK 0x4UL /**< Bit mask for ADC_APORT1XREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2059 | #define _ADC_APORTREQ_APORT1XREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2060 | #define ADC_APORTREQ_APORT1XREQ_DEFAULT (_ADC_APORTREQ_APORT1XREQ_DEFAULT << 2) /**< Shifted mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2061 | #define ADC_APORTREQ_APORT1YREQ (0x1UL << 3) /**< 1 if the bus connected to APORT1Y is requested */ |
| sahilmgandhi | 18:6a4db94011d3 | 2062 | #define _ADC_APORTREQ_APORT1YREQ_SHIFT 3 /**< Shift value for ADC_APORT1YREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2063 | #define _ADC_APORTREQ_APORT1YREQ_MASK 0x8UL /**< Bit mask for ADC_APORT1YREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2064 | #define _ADC_APORTREQ_APORT1YREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2065 | #define ADC_APORTREQ_APORT1YREQ_DEFAULT (_ADC_APORTREQ_APORT1YREQ_DEFAULT << 3) /**< Shifted mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2066 | #define ADC_APORTREQ_APORT2XREQ (0x1UL << 4) /**< 1 if the bus connected to APORT2X is requested */ |
| sahilmgandhi | 18:6a4db94011d3 | 2067 | #define _ADC_APORTREQ_APORT2XREQ_SHIFT 4 /**< Shift value for ADC_APORT2XREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2068 | #define _ADC_APORTREQ_APORT2XREQ_MASK 0x10UL /**< Bit mask for ADC_APORT2XREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2069 | #define _ADC_APORTREQ_APORT2XREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2070 | #define ADC_APORTREQ_APORT2XREQ_DEFAULT (_ADC_APORTREQ_APORT2XREQ_DEFAULT << 4) /**< Shifted mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2071 | #define ADC_APORTREQ_APORT2YREQ (0x1UL << 5) /**< 1 if the bus connected to APORT2Y is requested */ |
| sahilmgandhi | 18:6a4db94011d3 | 2072 | #define _ADC_APORTREQ_APORT2YREQ_SHIFT 5 /**< Shift value for ADC_APORT2YREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2073 | #define _ADC_APORTREQ_APORT2YREQ_MASK 0x20UL /**< Bit mask for ADC_APORT2YREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2074 | #define _ADC_APORTREQ_APORT2YREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2075 | #define ADC_APORTREQ_APORT2YREQ_DEFAULT (_ADC_APORTREQ_APORT2YREQ_DEFAULT << 5) /**< Shifted mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2076 | #define ADC_APORTREQ_APORT3XREQ (0x1UL << 6) /**< 1 if the bus connected to APORT3X is requested */ |
| sahilmgandhi | 18:6a4db94011d3 | 2077 | #define _ADC_APORTREQ_APORT3XREQ_SHIFT 6 /**< Shift value for ADC_APORT3XREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2078 | #define _ADC_APORTREQ_APORT3XREQ_MASK 0x40UL /**< Bit mask for ADC_APORT3XREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2079 | #define _ADC_APORTREQ_APORT3XREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2080 | #define ADC_APORTREQ_APORT3XREQ_DEFAULT (_ADC_APORTREQ_APORT3XREQ_DEFAULT << 6) /**< Shifted mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2081 | #define ADC_APORTREQ_APORT3YREQ (0x1UL << 7) /**< 1 if the bus connected to APORT3Y is requested */ |
| sahilmgandhi | 18:6a4db94011d3 | 2082 | #define _ADC_APORTREQ_APORT3YREQ_SHIFT 7 /**< Shift value for ADC_APORT3YREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2083 | #define _ADC_APORTREQ_APORT3YREQ_MASK 0x80UL /**< Bit mask for ADC_APORT3YREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2084 | #define _ADC_APORTREQ_APORT3YREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2085 | #define ADC_APORTREQ_APORT3YREQ_DEFAULT (_ADC_APORTREQ_APORT3YREQ_DEFAULT << 7) /**< Shifted mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2086 | #define ADC_APORTREQ_APORT4XREQ (0x1UL << 8) /**< 1 if the bus connected to APORT4X is requested */ |
| sahilmgandhi | 18:6a4db94011d3 | 2087 | #define _ADC_APORTREQ_APORT4XREQ_SHIFT 8 /**< Shift value for ADC_APORT4XREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2088 | #define _ADC_APORTREQ_APORT4XREQ_MASK 0x100UL /**< Bit mask for ADC_APORT4XREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2089 | #define _ADC_APORTREQ_APORT4XREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2090 | #define ADC_APORTREQ_APORT4XREQ_DEFAULT (_ADC_APORTREQ_APORT4XREQ_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2091 | #define ADC_APORTREQ_APORT4YREQ (0x1UL << 9) /**< 1 if the bus connected to APORT4Y is requested */ |
| sahilmgandhi | 18:6a4db94011d3 | 2092 | #define _ADC_APORTREQ_APORT4YREQ_SHIFT 9 /**< Shift value for ADC_APORT4YREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2093 | #define _ADC_APORTREQ_APORT4YREQ_MASK 0x200UL /**< Bit mask for ADC_APORT4YREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2094 | #define _ADC_APORTREQ_APORT4YREQ_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2095 | #define ADC_APORTREQ_APORT4YREQ_DEFAULT (_ADC_APORTREQ_APORT4YREQ_DEFAULT << 9) /**< Shifted mode DEFAULT for ADC_APORTREQ */ |
| sahilmgandhi | 18:6a4db94011d3 | 2096 | |
| sahilmgandhi | 18:6a4db94011d3 | 2097 | /* Bit fields for ADC APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2098 | #define _ADC_APORTCONFLICT_RESETVALUE 0x00000000UL /**< Default value for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2099 | #define _ADC_APORTCONFLICT_MASK 0x000003FFUL /**< Mask for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2100 | #define ADC_APORTCONFLICT_APORT0XCONFLICT (0x1UL << 0) /**< 1 if the bus connected to APORT0X is in conflict with another peripheral */ |
| sahilmgandhi | 18:6a4db94011d3 | 2101 | #define _ADC_APORTCONFLICT_APORT0XCONFLICT_SHIFT 0 /**< Shift value for ADC_APORT0XCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2102 | #define _ADC_APORTCONFLICT_APORT0XCONFLICT_MASK 0x1UL /**< Bit mask for ADC_APORT0XCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2103 | #define _ADC_APORTCONFLICT_APORT0XCONFLICT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2104 | #define ADC_APORTCONFLICT_APORT0XCONFLICT_DEFAULT (_ADC_APORTCONFLICT_APORT0XCONFLICT_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2105 | #define ADC_APORTCONFLICT_APORT0YCONFLICT (0x1UL << 1) /**< 1 if the bus connected to APORT0Y is in conflict with another peripheral */ |
| sahilmgandhi | 18:6a4db94011d3 | 2106 | #define _ADC_APORTCONFLICT_APORT0YCONFLICT_SHIFT 1 /**< Shift value for ADC_APORT0YCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2107 | #define _ADC_APORTCONFLICT_APORT0YCONFLICT_MASK 0x2UL /**< Bit mask for ADC_APORT0YCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2108 | #define _ADC_APORTCONFLICT_APORT0YCONFLICT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2109 | #define ADC_APORTCONFLICT_APORT0YCONFLICT_DEFAULT (_ADC_APORTCONFLICT_APORT0YCONFLICT_DEFAULT << 1) /**< Shifted mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2110 | #define ADC_APORTCONFLICT_APORT1XCONFLICT (0x1UL << 2) /**< 1 if the bus connected to APORT1X is in conflict with another peripheral */ |
| sahilmgandhi | 18:6a4db94011d3 | 2111 | #define _ADC_APORTCONFLICT_APORT1XCONFLICT_SHIFT 2 /**< Shift value for ADC_APORT1XCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2112 | #define _ADC_APORTCONFLICT_APORT1XCONFLICT_MASK 0x4UL /**< Bit mask for ADC_APORT1XCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2113 | #define _ADC_APORTCONFLICT_APORT1XCONFLICT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2114 | #define ADC_APORTCONFLICT_APORT1XCONFLICT_DEFAULT (_ADC_APORTCONFLICT_APORT1XCONFLICT_DEFAULT << 2) /**< Shifted mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2115 | #define ADC_APORTCONFLICT_APORT1YCONFLICT (0x1UL << 3) /**< 1 if the bus connected to APORT1Y is in conflict with another peripheral */ |
| sahilmgandhi | 18:6a4db94011d3 | 2116 | #define _ADC_APORTCONFLICT_APORT1YCONFLICT_SHIFT 3 /**< Shift value for ADC_APORT1YCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2117 | #define _ADC_APORTCONFLICT_APORT1YCONFLICT_MASK 0x8UL /**< Bit mask for ADC_APORT1YCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2118 | #define _ADC_APORTCONFLICT_APORT1YCONFLICT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2119 | #define ADC_APORTCONFLICT_APORT1YCONFLICT_DEFAULT (_ADC_APORTCONFLICT_APORT1YCONFLICT_DEFAULT << 3) /**< Shifted mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2120 | #define ADC_APORTCONFLICT_APORT2XCONFLICT (0x1UL << 4) /**< 1 if the bus connected to APORT2X is in conflict with another peripheral */ |
| sahilmgandhi | 18:6a4db94011d3 | 2121 | #define _ADC_APORTCONFLICT_APORT2XCONFLICT_SHIFT 4 /**< Shift value for ADC_APORT2XCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2122 | #define _ADC_APORTCONFLICT_APORT2XCONFLICT_MASK 0x10UL /**< Bit mask for ADC_APORT2XCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2123 | #define _ADC_APORTCONFLICT_APORT2XCONFLICT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2124 | #define ADC_APORTCONFLICT_APORT2XCONFLICT_DEFAULT (_ADC_APORTCONFLICT_APORT2XCONFLICT_DEFAULT << 4) /**< Shifted mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2125 | #define ADC_APORTCONFLICT_APORT2YCONFLICT (0x1UL << 5) /**< 1 if the bus connected to APORT2Y is in conflict with another peripheral */ |
| sahilmgandhi | 18:6a4db94011d3 | 2126 | #define _ADC_APORTCONFLICT_APORT2YCONFLICT_SHIFT 5 /**< Shift value for ADC_APORT2YCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2127 | #define _ADC_APORTCONFLICT_APORT2YCONFLICT_MASK 0x20UL /**< Bit mask for ADC_APORT2YCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2128 | #define _ADC_APORTCONFLICT_APORT2YCONFLICT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2129 | #define ADC_APORTCONFLICT_APORT2YCONFLICT_DEFAULT (_ADC_APORTCONFLICT_APORT2YCONFLICT_DEFAULT << 5) /**< Shifted mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2130 | #define ADC_APORTCONFLICT_APORT3XCONFLICT (0x1UL << 6) /**< 1 if the bus connected to APORT3X is in conflict with another peripheral */ |
| sahilmgandhi | 18:6a4db94011d3 | 2131 | #define _ADC_APORTCONFLICT_APORT3XCONFLICT_SHIFT 6 /**< Shift value for ADC_APORT3XCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2132 | #define _ADC_APORTCONFLICT_APORT3XCONFLICT_MASK 0x40UL /**< Bit mask for ADC_APORT3XCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2133 | #define _ADC_APORTCONFLICT_APORT3XCONFLICT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2134 | #define ADC_APORTCONFLICT_APORT3XCONFLICT_DEFAULT (_ADC_APORTCONFLICT_APORT3XCONFLICT_DEFAULT << 6) /**< Shifted mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2135 | #define ADC_APORTCONFLICT_APORT3YCONFLICT (0x1UL << 7) /**< 1 if the bus connected to APORT3Y is in conflict with another peripheral */ |
| sahilmgandhi | 18:6a4db94011d3 | 2136 | #define _ADC_APORTCONFLICT_APORT3YCONFLICT_SHIFT 7 /**< Shift value for ADC_APORT3YCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2137 | #define _ADC_APORTCONFLICT_APORT3YCONFLICT_MASK 0x80UL /**< Bit mask for ADC_APORT3YCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2138 | #define _ADC_APORTCONFLICT_APORT3YCONFLICT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2139 | #define ADC_APORTCONFLICT_APORT3YCONFLICT_DEFAULT (_ADC_APORTCONFLICT_APORT3YCONFLICT_DEFAULT << 7) /**< Shifted mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2140 | #define ADC_APORTCONFLICT_APORT4XCONFLICT (0x1UL << 8) /**< 1 if the bus connected to APORT4X is in conflict with another peripheral */ |
| sahilmgandhi | 18:6a4db94011d3 | 2141 | #define _ADC_APORTCONFLICT_APORT4XCONFLICT_SHIFT 8 /**< Shift value for ADC_APORT4XCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2142 | #define _ADC_APORTCONFLICT_APORT4XCONFLICT_MASK 0x100UL /**< Bit mask for ADC_APORT4XCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2143 | #define _ADC_APORTCONFLICT_APORT4XCONFLICT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2144 | #define ADC_APORTCONFLICT_APORT4XCONFLICT_DEFAULT (_ADC_APORTCONFLICT_APORT4XCONFLICT_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2145 | #define ADC_APORTCONFLICT_APORT4YCONFLICT (0x1UL << 9) /**< 1 if the bus connected to APORT4Y is in conflict with another peripheral */ |
| sahilmgandhi | 18:6a4db94011d3 | 2146 | #define _ADC_APORTCONFLICT_APORT4YCONFLICT_SHIFT 9 /**< Shift value for ADC_APORT4YCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2147 | #define _ADC_APORTCONFLICT_APORT4YCONFLICT_MASK 0x200UL /**< Bit mask for ADC_APORT4YCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2148 | #define _ADC_APORTCONFLICT_APORT4YCONFLICT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2149 | #define ADC_APORTCONFLICT_APORT4YCONFLICT_DEFAULT (_ADC_APORTCONFLICT_APORT4YCONFLICT_DEFAULT << 9) /**< Shifted mode DEFAULT for ADC_APORTCONFLICT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2150 | |
| sahilmgandhi | 18:6a4db94011d3 | 2151 | /* Bit fields for ADC SINGLEFIFOCOUNT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2152 | #define _ADC_SINGLEFIFOCOUNT_RESETVALUE 0x00000000UL /**< Default value for ADC_SINGLEFIFOCOUNT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2153 | #define _ADC_SINGLEFIFOCOUNT_MASK 0x00000007UL /**< Mask for ADC_SINGLEFIFOCOUNT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2154 | #define _ADC_SINGLEFIFOCOUNT_SINGLEDC_SHIFT 0 /**< Shift value for ADC_SINGLEDC */ |
| sahilmgandhi | 18:6a4db94011d3 | 2155 | #define _ADC_SINGLEFIFOCOUNT_SINGLEDC_MASK 0x7UL /**< Bit mask for ADC_SINGLEDC */ |
| sahilmgandhi | 18:6a4db94011d3 | 2156 | #define _ADC_SINGLEFIFOCOUNT_SINGLEDC_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLEFIFOCOUNT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2157 | #define ADC_SINGLEFIFOCOUNT_SINGLEDC_DEFAULT (_ADC_SINGLEFIFOCOUNT_SINGLEDC_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SINGLEFIFOCOUNT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2158 | |
| sahilmgandhi | 18:6a4db94011d3 | 2159 | /* Bit fields for ADC SCANFIFOCOUNT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2160 | #define _ADC_SCANFIFOCOUNT_RESETVALUE 0x00000000UL /**< Default value for ADC_SCANFIFOCOUNT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2161 | #define _ADC_SCANFIFOCOUNT_MASK 0x00000007UL /**< Mask for ADC_SCANFIFOCOUNT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2162 | #define _ADC_SCANFIFOCOUNT_SCANDC_SHIFT 0 /**< Shift value for ADC_SCANDC */ |
| sahilmgandhi | 18:6a4db94011d3 | 2163 | #define _ADC_SCANFIFOCOUNT_SCANDC_MASK 0x7UL /**< Bit mask for ADC_SCANDC */ |
| sahilmgandhi | 18:6a4db94011d3 | 2164 | #define _ADC_SCANFIFOCOUNT_SCANDC_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANFIFOCOUNT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2165 | #define ADC_SCANFIFOCOUNT_SCANDC_DEFAULT (_ADC_SCANFIFOCOUNT_SCANDC_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANFIFOCOUNT */ |
| sahilmgandhi | 18:6a4db94011d3 | 2166 | |
| sahilmgandhi | 18:6a4db94011d3 | 2167 | /* Bit fields for ADC SINGLEFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2168 | #define _ADC_SINGLEFIFOCLEAR_RESETVALUE 0x00000000UL /**< Default value for ADC_SINGLEFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2169 | #define _ADC_SINGLEFIFOCLEAR_MASK 0x00000001UL /**< Mask for ADC_SINGLEFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2170 | #define ADC_SINGLEFIFOCLEAR_SINGLEFIFOCLEAR (0x1UL << 0) /**< Clear Single FIFO content */ |
| sahilmgandhi | 18:6a4db94011d3 | 2171 | #define _ADC_SINGLEFIFOCLEAR_SINGLEFIFOCLEAR_SHIFT 0 /**< Shift value for ADC_SINGLEFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2172 | #define _ADC_SINGLEFIFOCLEAR_SINGLEFIFOCLEAR_MASK 0x1UL /**< Bit mask for ADC_SINGLEFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2173 | #define _ADC_SINGLEFIFOCLEAR_SINGLEFIFOCLEAR_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SINGLEFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2174 | #define ADC_SINGLEFIFOCLEAR_SINGLEFIFOCLEAR_DEFAULT (_ADC_SINGLEFIFOCLEAR_SINGLEFIFOCLEAR_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SINGLEFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2175 | |
| sahilmgandhi | 18:6a4db94011d3 | 2176 | /* Bit fields for ADC SCANFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2177 | #define _ADC_SCANFIFOCLEAR_RESETVALUE 0x00000000UL /**< Default value for ADC_SCANFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2178 | #define _ADC_SCANFIFOCLEAR_MASK 0x00000001UL /**< Mask for ADC_SCANFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2179 | #define ADC_SCANFIFOCLEAR_SCANFIFOCLEAR (0x1UL << 0) /**< Clear Scan FIFO content */ |
| sahilmgandhi | 18:6a4db94011d3 | 2180 | #define _ADC_SCANFIFOCLEAR_SCANFIFOCLEAR_SHIFT 0 /**< Shift value for ADC_SCANFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2181 | #define _ADC_SCANFIFOCLEAR_SCANFIFOCLEAR_MASK 0x1UL /**< Bit mask for ADC_SCANFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2182 | #define _ADC_SCANFIFOCLEAR_SCANFIFOCLEAR_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_SCANFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2183 | #define ADC_SCANFIFOCLEAR_SCANFIFOCLEAR_DEFAULT (_ADC_SCANFIFOCLEAR_SCANFIFOCLEAR_DEFAULT << 0) /**< Shifted mode DEFAULT for ADC_SCANFIFOCLEAR */ |
| sahilmgandhi | 18:6a4db94011d3 | 2184 | |
| sahilmgandhi | 18:6a4db94011d3 | 2185 | /* Bit fields for ADC APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2186 | #define _ADC_APORTMASTERDIS_RESETVALUE 0x00000000UL /**< Default value for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2187 | #define _ADC_APORTMASTERDIS_MASK 0x000003FCUL /**< Mask for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2188 | #define ADC_APORTMASTERDIS_APORT1XMASTERDIS (0x1UL << 2) /**< APORT1X Master Disable */ |
| sahilmgandhi | 18:6a4db94011d3 | 2189 | #define _ADC_APORTMASTERDIS_APORT1XMASTERDIS_SHIFT 2 /**< Shift value for ADC_APORT1XMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2190 | #define _ADC_APORTMASTERDIS_APORT1XMASTERDIS_MASK 0x4UL /**< Bit mask for ADC_APORT1XMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2191 | #define _ADC_APORTMASTERDIS_APORT1XMASTERDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2192 | #define ADC_APORTMASTERDIS_APORT1XMASTERDIS_DEFAULT (_ADC_APORTMASTERDIS_APORT1XMASTERDIS_DEFAULT << 2) /**< Shifted mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2193 | #define ADC_APORTMASTERDIS_APORT1YMASTERDIS (0x1UL << 3) /**< APORT1Y Master Disable */ |
| sahilmgandhi | 18:6a4db94011d3 | 2194 | #define _ADC_APORTMASTERDIS_APORT1YMASTERDIS_SHIFT 3 /**< Shift value for ADC_APORT1YMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2195 | #define _ADC_APORTMASTERDIS_APORT1YMASTERDIS_MASK 0x8UL /**< Bit mask for ADC_APORT1YMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2196 | #define _ADC_APORTMASTERDIS_APORT1YMASTERDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2197 | #define ADC_APORTMASTERDIS_APORT1YMASTERDIS_DEFAULT (_ADC_APORTMASTERDIS_APORT1YMASTERDIS_DEFAULT << 3) /**< Shifted mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2198 | #define ADC_APORTMASTERDIS_APORT2XMASTERDIS (0x1UL << 4) /**< APORT2X Master Disable */ |
| sahilmgandhi | 18:6a4db94011d3 | 2199 | #define _ADC_APORTMASTERDIS_APORT2XMASTERDIS_SHIFT 4 /**< Shift value for ADC_APORT2XMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2200 | #define _ADC_APORTMASTERDIS_APORT2XMASTERDIS_MASK 0x10UL /**< Bit mask for ADC_APORT2XMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2201 | #define _ADC_APORTMASTERDIS_APORT2XMASTERDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2202 | #define ADC_APORTMASTERDIS_APORT2XMASTERDIS_DEFAULT (_ADC_APORTMASTERDIS_APORT2XMASTERDIS_DEFAULT << 4) /**< Shifted mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2203 | #define ADC_APORTMASTERDIS_APORT2YMASTERDIS (0x1UL << 5) /**< APORT2Y Master Disable */ |
| sahilmgandhi | 18:6a4db94011d3 | 2204 | #define _ADC_APORTMASTERDIS_APORT2YMASTERDIS_SHIFT 5 /**< Shift value for ADC_APORT2YMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2205 | #define _ADC_APORTMASTERDIS_APORT2YMASTERDIS_MASK 0x20UL /**< Bit mask for ADC_APORT2YMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2206 | #define _ADC_APORTMASTERDIS_APORT2YMASTERDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2207 | #define ADC_APORTMASTERDIS_APORT2YMASTERDIS_DEFAULT (_ADC_APORTMASTERDIS_APORT2YMASTERDIS_DEFAULT << 5) /**< Shifted mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2208 | #define ADC_APORTMASTERDIS_APORT3XMASTERDIS (0x1UL << 6) /**< APORT3X Master Disable */ |
| sahilmgandhi | 18:6a4db94011d3 | 2209 | #define _ADC_APORTMASTERDIS_APORT3XMASTERDIS_SHIFT 6 /**< Shift value for ADC_APORT3XMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2210 | #define _ADC_APORTMASTERDIS_APORT3XMASTERDIS_MASK 0x40UL /**< Bit mask for ADC_APORT3XMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2211 | #define _ADC_APORTMASTERDIS_APORT3XMASTERDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2212 | #define ADC_APORTMASTERDIS_APORT3XMASTERDIS_DEFAULT (_ADC_APORTMASTERDIS_APORT3XMASTERDIS_DEFAULT << 6) /**< Shifted mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2213 | #define ADC_APORTMASTERDIS_APORT3YMASTERDIS (0x1UL << 7) /**< APORT3Y Master Disable */ |
| sahilmgandhi | 18:6a4db94011d3 | 2214 | #define _ADC_APORTMASTERDIS_APORT3YMASTERDIS_SHIFT 7 /**< Shift value for ADC_APORT3YMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2215 | #define _ADC_APORTMASTERDIS_APORT3YMASTERDIS_MASK 0x80UL /**< Bit mask for ADC_APORT3YMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2216 | #define _ADC_APORTMASTERDIS_APORT3YMASTERDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2217 | #define ADC_APORTMASTERDIS_APORT3YMASTERDIS_DEFAULT (_ADC_APORTMASTERDIS_APORT3YMASTERDIS_DEFAULT << 7) /**< Shifted mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2218 | #define ADC_APORTMASTERDIS_APORT4XMASTERDIS (0x1UL << 8) /**< APORT4X Master Disable */ |
| sahilmgandhi | 18:6a4db94011d3 | 2219 | #define _ADC_APORTMASTERDIS_APORT4XMASTERDIS_SHIFT 8 /**< Shift value for ADC_APORT4XMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2220 | #define _ADC_APORTMASTERDIS_APORT4XMASTERDIS_MASK 0x100UL /**< Bit mask for ADC_APORT4XMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2221 | #define _ADC_APORTMASTERDIS_APORT4XMASTERDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2222 | #define ADC_APORTMASTERDIS_APORT4XMASTERDIS_DEFAULT (_ADC_APORTMASTERDIS_APORT4XMASTERDIS_DEFAULT << 8) /**< Shifted mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2223 | #define ADC_APORTMASTERDIS_APORT4YMASTERDIS (0x1UL << 9) /**< APORT4Y Master Disable */ |
| sahilmgandhi | 18:6a4db94011d3 | 2224 | #define _ADC_APORTMASTERDIS_APORT4YMASTERDIS_SHIFT 9 /**< Shift value for ADC_APORT4YMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2225 | #define _ADC_APORTMASTERDIS_APORT4YMASTERDIS_MASK 0x200UL /**< Bit mask for ADC_APORT4YMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2226 | #define _ADC_APORTMASTERDIS_APORT4YMASTERDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2227 | #define ADC_APORTMASTERDIS_APORT4YMASTERDIS_DEFAULT (_ADC_APORTMASTERDIS_APORT4YMASTERDIS_DEFAULT << 9) /**< Shifted mode DEFAULT for ADC_APORTMASTERDIS */ |
| sahilmgandhi | 18:6a4db94011d3 | 2228 | |
| sahilmgandhi | 18:6a4db94011d3 | 2229 | /** @} End of group EFR32MG1P_ADC */ |
| sahilmgandhi | 18:6a4db94011d3 | 2230 | /** @} End of group Parts */ |
| sahilmgandhi | 18:6a4db94011d3 | 2231 |