Capstone / SX1276Lib_modtronix

SX1276 library for modtronix inair9. Edited for use with NRF51DK board.

Dependents:   InAir9_PingPong

Fork of SX1276Lib_modtronix by modtronix H

sx1276/sx1276.cpp@16:0927c093fd82, 2015-03-02 (annotated)

Committer:
modtronix
Date:
Mon Mar 02 23:54:25 2015 +0000
Revision:
16:0927c093fd82
Parent:
15:04374b1c33fa
Child:
18:cdb08d710838
Enabled all bandwidths, added Modtronix inAir9 module

Who changed what in which revision?

UserRevisionLine numberNew contents of line
GregCr 0:e6ceb13d2d05 1 /*
GregCr 0:e6ceb13d2d05 2 / _____) _ | |
GregCr 0:e6ceb13d2d05 3 ( (____ _____ ____ _| |_ _____ ____| |__
GregCr 0:e6ceb13d2d05 4 \____ \| ___ | (_ _) ___ |/ ___) _ \
GregCr 0:e6ceb13d2d05 5 _____) ) ____| | | || |_| ____( (___| | | |
GregCr 0:e6ceb13d2d05 6 (______/|_____)_|_|_| \__)_____)\____)_| |_|
GregCr 8:0fe3e0e8007b 7 ( C )2014 Semtech
GregCr 0:e6ceb13d2d05 8
GregCr 0:e6ceb13d2d05 9 Description: Actual implementation of a SX1276 radio, inherits Radio
GregCr 0:e6ceb13d2d05 10
GregCr 0:e6ceb13d2d05 11 License: Revised BSD License, see LICENSE.TXT file include in the project
GregCr 0:e6ceb13d2d05 12
GregCr 0:e6ceb13d2d05 13 Maintainers: Miguel Luis, Gregory Cristian and Nicolas Huguenin
GregCr 0:e6ceb13d2d05 14 */
GregCr 0:e6ceb13d2d05 15 #include "sx1276.h"
GregCr 0:e6ceb13d2d05 16
GregCr 0:e6ceb13d2d05 17 const FskBandwidth_t SX1276::FskBandwidths[] =
GregCr 0:e6ceb13d2d05 18 {
GregCr 0:e6ceb13d2d05 19 { 2600 , 0x17 },
GregCr 0:e6ceb13d2d05 20 { 3100 , 0x0F },
GregCr 0:e6ceb13d2d05 21 { 3900 , 0x07 },
GregCr 0:e6ceb13d2d05 22 { 5200 , 0x16 },
GregCr 0:e6ceb13d2d05 23 { 6300 , 0x0E },
GregCr 0:e6ceb13d2d05 24 { 7800 , 0x06 },
GregCr 0:e6ceb13d2d05 25 { 10400 , 0x15 },
GregCr 0:e6ceb13d2d05 26 { 12500 , 0x0D },
GregCr 0:e6ceb13d2d05 27 { 15600 , 0x05 },
GregCr 0:e6ceb13d2d05 28 { 20800 , 0x14 },
GregCr 0:e6ceb13d2d05 29 { 25000 , 0x0C },
GregCr 0:e6ceb13d2d05 30 { 31300 , 0x04 },
GregCr 0:e6ceb13d2d05 31 { 41700 , 0x13 },
GregCr 0:e6ceb13d2d05 32 { 50000 , 0x0B },
GregCr 0:e6ceb13d2d05 33 { 62500 , 0x03 },
GregCr 0:e6ceb13d2d05 34 { 83333 , 0x12 },
GregCr 0:e6ceb13d2d05 35 { 100000, 0x0A },
GregCr 0:e6ceb13d2d05 36 { 125000, 0x02 },
GregCr 0:e6ceb13d2d05 37 { 166700, 0x11 },
GregCr 0:e6ceb13d2d05 38 { 200000, 0x09 },
mluis 15:04374b1c33fa 39 { 250000, 0x01 },
mluis 15:04374b1c33fa 40 { 0, 0x00 }, // Invalid Badwidth
GregCr 0:e6ceb13d2d05 41 };
GregCr 0:e6ceb13d2d05 42
GregCr 0:e6ceb13d2d05 43
GregCr 7:2b555111463f 44 SX1276::SX1276( void ( *txDone )( ), void ( *txTimeout ) ( ), void ( *rxDone ) ( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr ),
mluis 13:618826a997e2 45 void ( *rxTimeout ) ( ), void ( *rxError ) ( ), void ( *fhssChangeChannel ) ( uint8_t channelIndex ), void ( *cadDone ) ( bool channelActivityDetected ),
mluis 13:618826a997e2 46 PinName mosi, PinName miso, PinName sclk, PinName nss, PinName reset,
GregCr 0:e6ceb13d2d05 47 PinName dio0, PinName dio1, PinName dio2, PinName dio3, PinName dio4, PinName dio5 )
mluis 13:618826a997e2 48 : Radio( txDone, txTimeout, rxDone, rxTimeout, rxError, fhssChangeChannel, cadDone ),
mluis 13:618826a997e2 49 spi( mosi, miso, sclk ),
mluis 13:618826a997e2 50 nss( nss ),
mluis 13:618826a997e2 51 reset( reset ),
mluis 13:618826a997e2 52 dio0( dio0 ), dio1( dio1 ), dio2( dio2 ), dio3( dio3 ), dio4( dio4 ), dio5( dio5 ),
mluis 13:618826a997e2 53 isRadioActive( false )
GregCr 0:e6ceb13d2d05 54 {
mluis 13:618826a997e2 55 wait_ms( 10 );
mluis 13:618826a997e2 56 this->rxTx = 0;
mluis 13:618826a997e2 57 this->rxBuffer = new uint8_t[RX_BUFFER_SIZE];
mluis 13:618826a997e2 58 previousOpMode = RF_OPMODE_STANDBY;
mluis 13:618826a997e2 59
mluis 13:618826a997e2 60 this->dioIrq = new DioIrqHandler[6];
GregCr 0:e6ceb13d2d05 61
mluis 13:618826a997e2 62 this->dioIrq[0] = &SX1276::OnDio0Irq;
mluis 13:618826a997e2 63 this->dioIrq[1] = &SX1276::OnDio1Irq;
mluis 13:618826a997e2 64 this->dioIrq[2] = &SX1276::OnDio2Irq;
mluis 13:618826a997e2 65 this->dioIrq[3] = &SX1276::OnDio3Irq;
mluis 13:618826a997e2 66 this->dioIrq[4] = &SX1276::OnDio4Irq;
mluis 13:618826a997e2 67 this->dioIrq[5] = NULL;
mluis 13:618826a997e2 68
mluis 13:618826a997e2 69 this->settings.State = IDLE;
GregCr 0:e6ceb13d2d05 70 }
GregCr 0:e6ceb13d2d05 71
GregCr 0:e6ceb13d2d05 72 SX1276::~SX1276( )
GregCr 0:e6ceb13d2d05 73 {
mluis 13:618826a997e2 74 delete this->rxBuffer;
mluis 13:618826a997e2 75 delete this->dioIrq;
GregCr 0:e6ceb13d2d05 76 }
GregCr 0:e6ceb13d2d05 77
GregCr 0:e6ceb13d2d05 78 void SX1276::RxChainCalibration( void )
GregCr 0:e6ceb13d2d05 79 {
GregCr 0:e6ceb13d2d05 80 uint8_t regPaConfigInitVal;
GregCr 0:e6ceb13d2d05 81 uint32_t initialFreq;
GregCr 0:e6ceb13d2d05 82
GregCr 0:e6ceb13d2d05 83 // Save context
GregCr 0:e6ceb13d2d05 84 regPaConfigInitVal = this->Read( REG_PACONFIG );
GregCr 0:e6ceb13d2d05 85 initialFreq = ( double )( ( ( uint32_t )this->Read( REG_FRFMSB ) << 16 ) |
GregCr 0:e6ceb13d2d05 86 ( ( uint32_t )this->Read( REG_FRFMID ) << 8 ) |
GregCr 0:e6ceb13d2d05 87 ( ( uint32_t )this->Read( REG_FRFLSB ) ) ) * ( double )FREQ_STEP;
GregCr 0:e6ceb13d2d05 88
GregCr 0:e6ceb13d2d05 89 // Cut the PA just in case, RFO output, power = -1 dBm
GregCr 0:e6ceb13d2d05 90 this->Write( REG_PACONFIG, 0x00 );
GregCr 0:e6ceb13d2d05 91
GregCr 0:e6ceb13d2d05 92 // Launch Rx chain calibration for LF band
GregCr 0:e6ceb13d2d05 93 Write ( REG_IMAGECAL, ( Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
GregCr 0:e6ceb13d2d05 94 while( ( Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
GregCr 0:e6ceb13d2d05 95 {
GregCr 0:e6ceb13d2d05 96 }
GregCr 0:e6ceb13d2d05 97
GregCr 0:e6ceb13d2d05 98 // Sets a Frequency in HF band
GregCr 0:e6ceb13d2d05 99 settings.Channel= 868000000 ;
GregCr 0:e6ceb13d2d05 100
GregCr 0:e6ceb13d2d05 101 // Launch Rx chain calibration for HF band
GregCr 0:e6ceb13d2d05 102 Write ( REG_IMAGECAL, ( Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
GregCr 0:e6ceb13d2d05 103 while( ( Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
GregCr 0:e6ceb13d2d05 104 {
GregCr 0:e6ceb13d2d05 105 }
GregCr 0:e6ceb13d2d05 106
GregCr 0:e6ceb13d2d05 107 // Restore context
GregCr 0:e6ceb13d2d05 108 this->Write( REG_PACONFIG, regPaConfigInitVal );
GregCr 0:e6ceb13d2d05 109 SetChannel( initialFreq );
GregCr 0:e6ceb13d2d05 110 }
GregCr 0:e6ceb13d2d05 111
GregCr 0:e6ceb13d2d05 112 RadioState SX1276::GetState( void )
GregCr 0:e6ceb13d2d05 113 {
GregCr 0:e6ceb13d2d05 114 return this->settings.State;
GregCr 0:e6ceb13d2d05 115 }
GregCr 0:e6ceb13d2d05 116
GregCr 0:e6ceb13d2d05 117 void SX1276::SetChannel( uint32_t freq )
GregCr 0:e6ceb13d2d05 118 {
GregCr 0:e6ceb13d2d05 119 this->settings.Channel = freq;
GregCr 0:e6ceb13d2d05 120 freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
GregCr 0:e6ceb13d2d05 121 Write( REG_FRFMSB, ( uint8_t )( ( freq >> 16 ) & 0xFF ) );
GregCr 0:e6ceb13d2d05 122 Write( REG_FRFMID, ( uint8_t )( ( freq >> 8 ) & 0xFF ) );
GregCr 0:e6ceb13d2d05 123 Write( REG_FRFLSB, ( uint8_t )( freq & 0xFF ) );
GregCr 0:e6ceb13d2d05 124 }
GregCr 0:e6ceb13d2d05 125
GregCr 0:e6ceb13d2d05 126 bool SX1276::IsChannelFree( ModemType modem, uint32_t freq, int8_t rssiThresh )
GregCr 0:e6ceb13d2d05 127 {
GregCr 7:2b555111463f 128 int16_t rssi = 0;
GregCr 0:e6ceb13d2d05 129
GregCr 0:e6ceb13d2d05 130 SetModem( modem );
GregCr 0:e6ceb13d2d05 131
GregCr 0:e6ceb13d2d05 132 SetChannel( freq );
GregCr 0:e6ceb13d2d05 133
GregCr 0:e6ceb13d2d05 134 SetOpMode( RF_OPMODE_RECEIVER );
GregCr 0:e6ceb13d2d05 135
GregCr 4:f0ce52e94d3f 136 wait_ms( 1 );
GregCr 0:e6ceb13d2d05 137
GregCr 0:e6ceb13d2d05 138 rssi = GetRssi( modem );
GregCr 0:e6ceb13d2d05 139
GregCr 0:e6ceb13d2d05 140 Sleep( );
GregCr 0:e6ceb13d2d05 141
GregCr 7:2b555111463f 142 if( rssi > ( int16_t )rssiThresh )
GregCr 0:e6ceb13d2d05 143 {
GregCr 0:e6ceb13d2d05 144 return false;
GregCr 0:e6ceb13d2d05 145 }
GregCr 0:e6ceb13d2d05 146 return true;
GregCr 0:e6ceb13d2d05 147 }
GregCr 0:e6ceb13d2d05 148
GregCr 0:e6ceb13d2d05 149 uint32_t SX1276::Random( void )
GregCr 0:e6ceb13d2d05 150 {
GregCr 0:e6ceb13d2d05 151 uint8_t i;
GregCr 0:e6ceb13d2d05 152 uint32_t rnd = 0;
GregCr 0:e6ceb13d2d05 153
GregCr 0:e6ceb13d2d05 154 /*
GregCr 0:e6ceb13d2d05 155 * Radio setup for random number generation
GregCr 0:e6ceb13d2d05 156 */
GregCr 0:e6ceb13d2d05 157 // Set LoRa modem ON
GregCr 0:e6ceb13d2d05 158 SetModem( MODEM_LORA );
GregCr 0:e6ceb13d2d05 159
GregCr 0:e6ceb13d2d05 160 // Disable LoRa modem interrupts
GregCr 0:e6ceb13d2d05 161 Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
GregCr 0:e6ceb13d2d05 162 RFLR_IRQFLAGS_RXDONE |
GregCr 0:e6ceb13d2d05 163 RFLR_IRQFLAGS_PAYLOADCRCERROR |
GregCr 0:e6ceb13d2d05 164 RFLR_IRQFLAGS_VALIDHEADER |
GregCr 0:e6ceb13d2d05 165 RFLR_IRQFLAGS_TXDONE |
GregCr 0:e6ceb13d2d05 166 RFLR_IRQFLAGS_CADDONE |
GregCr 0:e6ceb13d2d05 167 RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
GregCr 0:e6ceb13d2d05 168 RFLR_IRQFLAGS_CADDETECTED );
GregCr 0:e6ceb13d2d05 169
GregCr 0:e6ceb13d2d05 170 // Set radio in continuous reception
GregCr 0:e6ceb13d2d05 171 SetOpMode( RF_OPMODE_RECEIVER );
GregCr 0:e6ceb13d2d05 172
GregCr 0:e6ceb13d2d05 173 for( i = 0; i < 32; i++ )
GregCr 0:e6ceb13d2d05 174 {
GregCr 4:f0ce52e94d3f 175 wait_ms( 1 );
GregCr 0:e6ceb13d2d05 176 // Unfiltered RSSI value reading. Only takes the LSB value
GregCr 0:e6ceb13d2d05 177 rnd |= ( ( uint32_t )Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
GregCr 0:e6ceb13d2d05 178 }
GregCr 0:e6ceb13d2d05 179
GregCr 0:e6ceb13d2d05 180 Sleep( );
GregCr 0:e6ceb13d2d05 181
GregCr 0:e6ceb13d2d05 182 return rnd;
GregCr 0:e6ceb13d2d05 183 }
GregCr 0:e6ceb13d2d05 184
GregCr 0:e6ceb13d2d05 185 /*!
GregCr 0:e6ceb13d2d05 186 * Returns the known FSK bandwidth registers value
GregCr 0:e6ceb13d2d05 187 *
GregCr 0:e6ceb13d2d05 188 * \param [IN] bandwidth Bandwidth value in Hz
GregCr 0:e6ceb13d2d05 189 * \retval regValue Bandwidth register value.
GregCr 0:e6ceb13d2d05 190 */
GregCr 0:e6ceb13d2d05 191 uint8_t SX1276::GetFskBandwidthRegValue( uint32_t bandwidth )
GregCr 0:e6ceb13d2d05 192 {
GregCr 0:e6ceb13d2d05 193 uint8_t i;
GregCr 0:e6ceb13d2d05 194
GregCr 0:e6ceb13d2d05 195 for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
GregCr 0:e6ceb13d2d05 196 {
GregCr 0:e6ceb13d2d05 197 if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
GregCr 0:e6ceb13d2d05 198 {
GregCr 0:e6ceb13d2d05 199 return FskBandwidths[i].RegValue;
GregCr 0:e6ceb13d2d05 200 }
GregCr 0:e6ceb13d2d05 201 }
GregCr 0:e6ceb13d2d05 202 // ERROR: Value not found
GregCr 0:e6ceb13d2d05 203 while( 1 );
GregCr 0:e6ceb13d2d05 204 }
GregCr 0:e6ceb13d2d05 205
GregCr 0:e6ceb13d2d05 206 void SX1276::SetRxConfig( ModemType modem, uint32_t bandwidth,
GregCr 0:e6ceb13d2d05 207 uint32_t datarate, uint8_t coderate,
GregCr 0:e6ceb13d2d05 208 uint32_t bandwidthAfc, uint16_t preambleLen,
GregCr 0:e6ceb13d2d05 209 uint16_t symbTimeout, bool fixLen,
mluis 13:618826a997e2 210 uint8_t payloadLen,
mluis 13:618826a997e2 211 bool crcOn, bool freqHopOn, uint8_t hopPeriod,
GregCr 6:e7f02929cd3d 212 bool iqInverted, bool rxContinuous )
GregCr 0:e6ceb13d2d05 213 {
GregCr 0:e6ceb13d2d05 214 SetModem( modem );
GregCr 0:e6ceb13d2d05 215
GregCr 0:e6ceb13d2d05 216 switch( modem )
GregCr 0:e6ceb13d2d05 217 {
GregCr 0:e6ceb13d2d05 218 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 219 {
GregCr 0:e6ceb13d2d05 220 this->settings.Fsk.Bandwidth = bandwidth;
GregCr 0:e6ceb13d2d05 221 this->settings.Fsk.Datarate = datarate;
GregCr 0:e6ceb13d2d05 222 this->settings.Fsk.BandwidthAfc = bandwidthAfc;
GregCr 0:e6ceb13d2d05 223 this->settings.Fsk.FixLen = fixLen;
mluis 13:618826a997e2 224 this->settings.Fsk.PayloadLen = payloadLen;
GregCr 0:e6ceb13d2d05 225 this->settings.Fsk.CrcOn = crcOn;
GregCr 0:e6ceb13d2d05 226 this->settings.Fsk.IqInverted = iqInverted;
GregCr 0:e6ceb13d2d05 227 this->settings.Fsk.RxContinuous = rxContinuous;
GregCr 0:e6ceb13d2d05 228 this->settings.Fsk.PreambleLen = preambleLen;
GregCr 0:e6ceb13d2d05 229
GregCr 0:e6ceb13d2d05 230 datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
GregCr 0:e6ceb13d2d05 231 Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
GregCr 0:e6ceb13d2d05 232 Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
GregCr 0:e6ceb13d2d05 233
GregCr 0:e6ceb13d2d05 234 Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
GregCr 0:e6ceb13d2d05 235 Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
GregCr 0:e6ceb13d2d05 236
mluis 14:8552d0b840be 237 Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
mluis 14:8552d0b840be 238 Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
GregCr 0:e6ceb13d2d05 239
GregCr 0:e6ceb13d2d05 240 Write( REG_PACKETCONFIG1,
GregCr 0:e6ceb13d2d05 241 ( Read( REG_PACKETCONFIG1 ) &
GregCr 0:e6ceb13d2d05 242 RF_PACKETCONFIG1_CRC_MASK &
GregCr 0:e6ceb13d2d05 243 RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
GregCr 0:e6ceb13d2d05 244 ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
GregCr 0:e6ceb13d2d05 245 ( crcOn << 4 ) );
mluis 13:618826a997e2 246 if( fixLen == 1 )
mluis 13:618826a997e2 247 {
mluis 13:618826a997e2 248 Write( REG_PAYLOADLENGTH, payloadLen );
mluis 13:618826a997e2 249 }
GregCr 0:e6ceb13d2d05 250 }
GregCr 0:e6ceb13d2d05 251 break;
GregCr 0:e6ceb13d2d05 252 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 253 {
modtronix 16:0927c093fd82 254 if( bandwidth > 9 )
GregCr 0:e6ceb13d2d05 255 {
modtronix 16:0927c093fd82 256 // Fatal error: Bandwidth must be 0-9 (7.8 - 500khz)
GregCr 0:e6ceb13d2d05 257 while( 1 );
GregCr 0:e6ceb13d2d05 258 }
modtronix 16:0927c093fd82 259 //bandwidth += 7; //Changed bandwidth from 0-2 to 0-10
GregCr 0:e6ceb13d2d05 260 this->settings.LoRa.Bandwidth = bandwidth;
GregCr 0:e6ceb13d2d05 261 this->settings.LoRa.Datarate = datarate;
GregCr 0:e6ceb13d2d05 262 this->settings.LoRa.Coderate = coderate;
GregCr 0:e6ceb13d2d05 263 this->settings.LoRa.FixLen = fixLen;
mluis 13:618826a997e2 264 this->settings.LoRa.PayloadLen = payloadLen;
GregCr 0:e6ceb13d2d05 265 this->settings.LoRa.CrcOn = crcOn;
mluis 13:618826a997e2 266 this->settings.LoRa.FreqHopOn = freqHopOn;
mluis 13:618826a997e2 267 this->settings.LoRa.HopPeriod = hopPeriod;
GregCr 0:e6ceb13d2d05 268 this->settings.LoRa.IqInverted = iqInverted;
GregCr 0:e6ceb13d2d05 269 this->settings.LoRa.RxContinuous = rxContinuous;
mluis 13:618826a997e2 270
GregCr 0:e6ceb13d2d05 271 if( datarate > 12 )
GregCr 0:e6ceb13d2d05 272 {
GregCr 0:e6ceb13d2d05 273 datarate = 12;
GregCr 0:e6ceb13d2d05 274 }
GregCr 0:e6ceb13d2d05 275 else if( datarate < 6 )
GregCr 0:e6ceb13d2d05 276 {
GregCr 0:e6ceb13d2d05 277 datarate = 6;
GregCr 0:e6ceb13d2d05 278 }
GregCr 0:e6ceb13d2d05 279
modtronix 16:0927c093fd82 280 //bandwidth 7=125, 8=250, 9=500, datarate=SF
GregCr 0:e6ceb13d2d05 281 if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
GregCr 0:e6ceb13d2d05 282 ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
GregCr 0:e6ceb13d2d05 283 {
GregCr 0:e6ceb13d2d05 284 this->settings.LoRa.LowDatarateOptimize = 0x01;
GregCr 0:e6ceb13d2d05 285 }
GregCr 0:e6ceb13d2d05 286 else
GregCr 0:e6ceb13d2d05 287 {
GregCr 0:e6ceb13d2d05 288 this->settings.LoRa.LowDatarateOptimize = 0x00;
GregCr 0:e6ceb13d2d05 289 }
GregCr 0:e6ceb13d2d05 290
GregCr 0:e6ceb13d2d05 291 Write( REG_LR_MODEMCONFIG1,
GregCr 0:e6ceb13d2d05 292 ( Read( REG_LR_MODEMCONFIG1 ) &
GregCr 0:e6ceb13d2d05 293 RFLR_MODEMCONFIG1_BW_MASK &
GregCr 0:e6ceb13d2d05 294 RFLR_MODEMCONFIG1_CODINGRATE_MASK &
GregCr 0:e6ceb13d2d05 295 RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) |
GregCr 0:e6ceb13d2d05 296 ( bandwidth << 4 ) | ( coderate << 1 ) |
GregCr 0:e6ceb13d2d05 297 fixLen );
GregCr 0:e6ceb13d2d05 298
GregCr 0:e6ceb13d2d05 299 Write( REG_LR_MODEMCONFIG2,
GregCr 0:e6ceb13d2d05 300 ( Read( REG_LR_MODEMCONFIG2 ) &
GregCr 0:e6ceb13d2d05 301 RFLR_MODEMCONFIG2_SF_MASK &
GregCr 0:e6ceb13d2d05 302 RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
GregCr 0:e6ceb13d2d05 303 RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
GregCr 0:e6ceb13d2d05 304 ( datarate << 4 ) | ( crcOn << 2 ) |
GregCr 0:e6ceb13d2d05 305 ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
GregCr 0:e6ceb13d2d05 306
GregCr 0:e6ceb13d2d05 307 Write( REG_LR_MODEMCONFIG3,
GregCr 0:e6ceb13d2d05 308 ( Read( REG_LR_MODEMCONFIG3 ) &
GregCr 0:e6ceb13d2d05 309 RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
GregCr 0:e6ceb13d2d05 310 ( this->settings.LoRa.LowDatarateOptimize << 3 ) );
GregCr 0:e6ceb13d2d05 311
GregCr 0:e6ceb13d2d05 312 Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
GregCr 0:e6ceb13d2d05 313
GregCr 0:e6ceb13d2d05 314 Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
GregCr 0:e6ceb13d2d05 315 Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
GregCr 0:e6ceb13d2d05 316
mluis 13:618826a997e2 317 if( fixLen == 1 )
mluis 13:618826a997e2 318 {
mluis 13:618826a997e2 319 Write( REG_LR_PAYLOADLENGTH, payloadLen );
mluis 13:618826a997e2 320 }
mluis 13:618826a997e2 321
GregCr 6:e7f02929cd3d 322 if( this->settings.LoRa.FreqHopOn == true )
GregCr 6:e7f02929cd3d 323 {
GregCr 6:e7f02929cd3d 324 Write( REG_LR_PLLHOP, ( Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
GregCr 6:e7f02929cd3d 325 Write( REG_LR_HOPPERIOD, this->settings.LoRa.HopPeriod );
GregCr 6:e7f02929cd3d 326 }
GregCr 6:e7f02929cd3d 327
GregCr 0:e6ceb13d2d05 328 if( datarate == 6 )
GregCr 0:e6ceb13d2d05 329 {
GregCr 0:e6ceb13d2d05 330 Write( REG_LR_DETECTOPTIMIZE,
GregCr 0:e6ceb13d2d05 331 ( Read( REG_LR_DETECTOPTIMIZE ) &
GregCr 0:e6ceb13d2d05 332 RFLR_DETECTIONOPTIMIZE_MASK ) |
GregCr 0:e6ceb13d2d05 333 RFLR_DETECTIONOPTIMIZE_SF6 );
GregCr 0:e6ceb13d2d05 334 Write( REG_LR_DETECTIONTHRESHOLD,
GregCr 0:e6ceb13d2d05 335 RFLR_DETECTIONTHRESH_SF6 );
GregCr 0:e6ceb13d2d05 336 }
GregCr 0:e6ceb13d2d05 337 else
GregCr 0:e6ceb13d2d05 338 {
GregCr 0:e6ceb13d2d05 339 Write( REG_LR_DETECTOPTIMIZE,
GregCr 0:e6ceb13d2d05 340 ( Read( REG_LR_DETECTOPTIMIZE ) &
GregCr 0:e6ceb13d2d05 341 RFLR_DETECTIONOPTIMIZE_MASK ) |
GregCr 0:e6ceb13d2d05 342 RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12 );
GregCr 0:e6ceb13d2d05 343 Write( REG_LR_DETECTIONTHRESHOLD,
GregCr 0:e6ceb13d2d05 344 RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
GregCr 0:e6ceb13d2d05 345 }
GregCr 0:e6ceb13d2d05 346 }
GregCr 0:e6ceb13d2d05 347 break;
GregCr 0:e6ceb13d2d05 348 }
GregCr 0:e6ceb13d2d05 349 }
GregCr 0:e6ceb13d2d05 350
GregCr 0:e6ceb13d2d05 351 void SX1276::SetTxConfig( ModemType modem, int8_t power, uint32_t fdev,
GregCr 0:e6ceb13d2d05 352 uint32_t bandwidth, uint32_t datarate,
GregCr 0:e6ceb13d2d05 353 uint8_t coderate, uint16_t preambleLen,
mluis 13:618826a997e2 354 bool fixLen, bool crcOn, bool freqHopOn,
mluis 13:618826a997e2 355 uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
GregCr 0:e6ceb13d2d05 356 {
GregCr 0:e6ceb13d2d05 357 uint8_t paConfig = 0;
GregCr 0:e6ceb13d2d05 358 uint8_t paDac = 0;
GregCr 0:e6ceb13d2d05 359
GregCr 0:e6ceb13d2d05 360 SetModem( modem );
GregCr 0:e6ceb13d2d05 361
GregCr 0:e6ceb13d2d05 362 paConfig = Read( REG_PACONFIG );
GregCr 0:e6ceb13d2d05 363 paDac = Read( REG_PADAC );
GregCr 0:e6ceb13d2d05 364
GregCr 0:e6ceb13d2d05 365 paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | GetPaSelect( this->settings.Channel );
GregCr 0:e6ceb13d2d05 366 paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK ) | 0x70;
GregCr 0:e6ceb13d2d05 367
GregCr 0:e6ceb13d2d05 368 if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
GregCr 0:e6ceb13d2d05 369 {
GregCr 0:e6ceb13d2d05 370 if( power > 17 )
GregCr 0:e6ceb13d2d05 371 {
GregCr 0:e6ceb13d2d05 372 paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
GregCr 0:e6ceb13d2d05 373 }
GregCr 0:e6ceb13d2d05 374 else
GregCr 0:e6ceb13d2d05 375 {
GregCr 0:e6ceb13d2d05 376 paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
GregCr 0:e6ceb13d2d05 377 }
GregCr 0:e6ceb13d2d05 378 if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
GregCr 0:e6ceb13d2d05 379 {
GregCr 0:e6ceb13d2d05 380 if( power < 5 )
GregCr 0:e6ceb13d2d05 381 {
GregCr 0:e6ceb13d2d05 382 power = 5;
GregCr 0:e6ceb13d2d05 383 }
GregCr 0:e6ceb13d2d05 384 if( power > 20 )
GregCr 0:e6ceb13d2d05 385 {
GregCr 0:e6ceb13d2d05 386 power = 20;
GregCr 0:e6ceb13d2d05 387 }
GregCr 0:e6ceb13d2d05 388 paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
GregCr 0:e6ceb13d2d05 389 }
GregCr 0:e6ceb13d2d05 390 else
GregCr 0:e6ceb13d2d05 391 {
GregCr 0:e6ceb13d2d05 392 if( power < 2 )
GregCr 0:e6ceb13d2d05 393 {
GregCr 0:e6ceb13d2d05 394 power = 2;
GregCr 0:e6ceb13d2d05 395 }
GregCr 0:e6ceb13d2d05 396 if( power > 17 )
GregCr 0:e6ceb13d2d05 397 {
GregCr 0:e6ceb13d2d05 398 power = 17;
GregCr 0:e6ceb13d2d05 399 }
GregCr 0:e6ceb13d2d05 400 paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
GregCr 0:e6ceb13d2d05 401 }
GregCr 0:e6ceb13d2d05 402 }
GregCr 0:e6ceb13d2d05 403 else
GregCr 0:e6ceb13d2d05 404 {
GregCr 0:e6ceb13d2d05 405 if( power < -1 )
GregCr 0:e6ceb13d2d05 406 {
GregCr 0:e6ceb13d2d05 407 power = -1;
GregCr 0:e6ceb13d2d05 408 }
GregCr 0:e6ceb13d2d05 409 if( power > 14 )
GregCr 0:e6ceb13d2d05 410 {
GregCr 0:e6ceb13d2d05 411 power = 14;
GregCr 0:e6ceb13d2d05 412 }
GregCr 0:e6ceb13d2d05 413 paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
GregCr 0:e6ceb13d2d05 414 }
GregCr 0:e6ceb13d2d05 415 Write( REG_PACONFIG, paConfig );
GregCr 0:e6ceb13d2d05 416 Write( REG_PADAC, paDac );
GregCr 0:e6ceb13d2d05 417
GregCr 0:e6ceb13d2d05 418 switch( modem )
GregCr 0:e6ceb13d2d05 419 {
GregCr 0:e6ceb13d2d05 420 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 421 {
GregCr 0:e6ceb13d2d05 422 this->settings.Fsk.Power = power;
GregCr 0:e6ceb13d2d05 423 this->settings.Fsk.Fdev = fdev;
GregCr 0:e6ceb13d2d05 424 this->settings.Fsk.Bandwidth = bandwidth;
GregCr 0:e6ceb13d2d05 425 this->settings.Fsk.Datarate = datarate;
GregCr 0:e6ceb13d2d05 426 this->settings.Fsk.PreambleLen = preambleLen;
GregCr 0:e6ceb13d2d05 427 this->settings.Fsk.FixLen = fixLen;
GregCr 0:e6ceb13d2d05 428 this->settings.Fsk.CrcOn = crcOn;
GregCr 0:e6ceb13d2d05 429 this->settings.Fsk.IqInverted = iqInverted;
GregCr 0:e6ceb13d2d05 430 this->settings.Fsk.TxTimeout = timeout;
GregCr 0:e6ceb13d2d05 431
GregCr 0:e6ceb13d2d05 432 fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
GregCr 0:e6ceb13d2d05 433 Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
GregCr 0:e6ceb13d2d05 434 Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
GregCr 0:e6ceb13d2d05 435
GregCr 0:e6ceb13d2d05 436 datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
GregCr 0:e6ceb13d2d05 437 Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
GregCr 0:e6ceb13d2d05 438 Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
GregCr 0:e6ceb13d2d05 439
GregCr 0:e6ceb13d2d05 440 Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
GregCr 0:e6ceb13d2d05 441 Write( REG_PREAMBLELSB, preambleLen & 0xFF );
GregCr 0:e6ceb13d2d05 442
GregCr 0:e6ceb13d2d05 443 Write( REG_PACKETCONFIG1,
GregCr 0:e6ceb13d2d05 444 ( Read( REG_PACKETCONFIG1 ) &
GregCr 0:e6ceb13d2d05 445 RF_PACKETCONFIG1_CRC_MASK &
GregCr 0:e6ceb13d2d05 446 RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
GregCr 0:e6ceb13d2d05 447 ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
GregCr 0:e6ceb13d2d05 448 ( crcOn << 4 ) );
GregCr 0:e6ceb13d2d05 449 }
GregCr 0:e6ceb13d2d05 450 break;
GregCr 0:e6ceb13d2d05 451 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 452 {
GregCr 0:e6ceb13d2d05 453 this->settings.LoRa.Power = power;
modtronix 16:0927c093fd82 454 if( bandwidth > 9 )
GregCr 0:e6ceb13d2d05 455 {
modtronix 16:0927c093fd82 456 // Fatal error: Bandwidth must be 0-9 (7.8 - 500khz)
GregCr 0:e6ceb13d2d05 457 while( 1 );
GregCr 0:e6ceb13d2d05 458 }
modtronix 16:0927c093fd82 459 //bandwidth += 7;
GregCr 0:e6ceb13d2d05 460 this->settings.LoRa.Bandwidth = bandwidth;
GregCr 0:e6ceb13d2d05 461 this->settings.LoRa.Datarate = datarate;
GregCr 0:e6ceb13d2d05 462 this->settings.LoRa.Coderate = coderate;
GregCr 0:e6ceb13d2d05 463 this->settings.LoRa.PreambleLen = preambleLen;
GregCr 0:e6ceb13d2d05 464 this->settings.LoRa.FixLen = fixLen;
GregCr 0:e6ceb13d2d05 465 this->settings.LoRa.CrcOn = crcOn;
mluis 13:618826a997e2 466 this->settings.LoRa.FreqHopOn = freqHopOn;
mluis 13:618826a997e2 467 this->settings.LoRa.HopPeriod = hopPeriod;
GregCr 0:e6ceb13d2d05 468 this->settings.LoRa.IqInverted = iqInverted;
GregCr 0:e6ceb13d2d05 469 this->settings.LoRa.TxTimeout = timeout;
GregCr 0:e6ceb13d2d05 470
GregCr 0:e6ceb13d2d05 471 if( datarate > 12 )
GregCr 0:e6ceb13d2d05 472 {
GregCr 0:e6ceb13d2d05 473 datarate = 12;
GregCr 0:e6ceb13d2d05 474 }
GregCr 0:e6ceb13d2d05 475 else if( datarate < 6 )
GregCr 0:e6ceb13d2d05 476 {
GregCr 0:e6ceb13d2d05 477 datarate = 6;
GregCr 0:e6ceb13d2d05 478 }
modtronix 16:0927c093fd82 479 //bandwidth 7=125, 8=250, 9=500, datarate=SF
GregCr 0:e6ceb13d2d05 480 if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
GregCr 0:e6ceb13d2d05 481 ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
GregCr 0:e6ceb13d2d05 482 {
GregCr 0:e6ceb13d2d05 483 this->settings.LoRa.LowDatarateOptimize = 0x01;
GregCr 0:e6ceb13d2d05 484 }
GregCr 0:e6ceb13d2d05 485 else
GregCr 0:e6ceb13d2d05 486 {
GregCr 0:e6ceb13d2d05 487 this->settings.LoRa.LowDatarateOptimize = 0x00;
GregCr 0:e6ceb13d2d05 488 }
GregCr 6:e7f02929cd3d 489
GregCr 6:e7f02929cd3d 490 if( this->settings.LoRa.FreqHopOn == true )
GregCr 6:e7f02929cd3d 491 {
GregCr 6:e7f02929cd3d 492 Write( REG_LR_PLLHOP, ( Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
GregCr 6:e7f02929cd3d 493 Write( REG_LR_HOPPERIOD, this->settings.LoRa.HopPeriod );
GregCr 6:e7f02929cd3d 494 }
GregCr 6:e7f02929cd3d 495
GregCr 0:e6ceb13d2d05 496 Write( REG_LR_MODEMCONFIG1,
GregCr 0:e6ceb13d2d05 497 ( Read( REG_LR_MODEMCONFIG1 ) &
GregCr 0:e6ceb13d2d05 498 RFLR_MODEMCONFIG1_BW_MASK &
GregCr 0:e6ceb13d2d05 499 RFLR_MODEMCONFIG1_CODINGRATE_MASK &
GregCr 0:e6ceb13d2d05 500 RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) |
GregCr 0:e6ceb13d2d05 501 ( bandwidth << 4 ) | ( coderate << 1 ) |
GregCr 0:e6ceb13d2d05 502 fixLen );
GregCr 0:e6ceb13d2d05 503
GregCr 0:e6ceb13d2d05 504 Write( REG_LR_MODEMCONFIG2,
GregCr 0:e6ceb13d2d05 505 ( Read( REG_LR_MODEMCONFIG2 ) &
GregCr 0:e6ceb13d2d05 506 RFLR_MODEMCONFIG2_SF_MASK &
GregCr 0:e6ceb13d2d05 507 RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
GregCr 0:e6ceb13d2d05 508 ( datarate << 4 ) | ( crcOn << 2 ) );
GregCr 0:e6ceb13d2d05 509
GregCr 0:e6ceb13d2d05 510 Write( REG_LR_MODEMCONFIG3,
GregCr 0:e6ceb13d2d05 511 ( Read( REG_LR_MODEMCONFIG3 ) &
GregCr 0:e6ceb13d2d05 512 RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
GregCr 0:e6ceb13d2d05 513 ( this->settings.LoRa.LowDatarateOptimize << 3 ) );
GregCr 0:e6ceb13d2d05 514
GregCr 0:e6ceb13d2d05 515 Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
GregCr 0:e6ceb13d2d05 516 Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
GregCr 0:e6ceb13d2d05 517
GregCr 0:e6ceb13d2d05 518 if( datarate == 6 )
GregCr 0:e6ceb13d2d05 519 {
GregCr 0:e6ceb13d2d05 520 Write( REG_LR_DETECTOPTIMIZE,
GregCr 0:e6ceb13d2d05 521 ( Read( REG_LR_DETECTOPTIMIZE ) &
GregCr 0:e6ceb13d2d05 522 RFLR_DETECTIONOPTIMIZE_MASK ) |
GregCr 0:e6ceb13d2d05 523 RFLR_DETECTIONOPTIMIZE_SF6 );
GregCr 0:e6ceb13d2d05 524 Write( REG_LR_DETECTIONTHRESHOLD,
GregCr 0:e6ceb13d2d05 525 RFLR_DETECTIONTHRESH_SF6 );
GregCr 0:e6ceb13d2d05 526 }
GregCr 0:e6ceb13d2d05 527 else
GregCr 0:e6ceb13d2d05 528 {
GregCr 0:e6ceb13d2d05 529 Write( REG_LR_DETECTOPTIMIZE,
GregCr 0:e6ceb13d2d05 530 ( Read( REG_LR_DETECTOPTIMIZE ) &
GregCr 0:e6ceb13d2d05 531 RFLR_DETECTIONOPTIMIZE_MASK ) |
GregCr 0:e6ceb13d2d05 532 RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12 );
GregCr 0:e6ceb13d2d05 533 Write( REG_LR_DETECTIONTHRESHOLD,
GregCr 0:e6ceb13d2d05 534 RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
GregCr 0:e6ceb13d2d05 535 }
GregCr 0:e6ceb13d2d05 536 }
GregCr 0:e6ceb13d2d05 537 break;
GregCr 0:e6ceb13d2d05 538 }
GregCr 0:e6ceb13d2d05 539 }
GregCr 0:e6ceb13d2d05 540
GregCr 0:e6ceb13d2d05 541 double SX1276::TimeOnAir( ModemType modem, uint8_t pktLen )
GregCr 0:e6ceb13d2d05 542 {
GregCr 0:e6ceb13d2d05 543 double airTime = 0.0;
GregCr 0:e6ceb13d2d05 544
GregCr 0:e6ceb13d2d05 545 switch( modem )
GregCr 0:e6ceb13d2d05 546 {
GregCr 0:e6ceb13d2d05 547 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 548 {
GregCr 4:f0ce52e94d3f 549 airTime = ceil( ( 8 * ( this->settings.Fsk.PreambleLen +
GregCr 0:e6ceb13d2d05 550 ( ( Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
GregCr 0:e6ceb13d2d05 551 ( ( this->settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
GregCr 0:e6ceb13d2d05 552 ( ( ( Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
GregCr 0:e6ceb13d2d05 553 pktLen +
GregCr 0:e6ceb13d2d05 554 ( ( this->settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
GregCr 0:e6ceb13d2d05 555 this->settings.Fsk.Datarate ) * 1e6 );
GregCr 0:e6ceb13d2d05 556 }
GregCr 0:e6ceb13d2d05 557 break;
GregCr 0:e6ceb13d2d05 558 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 559 {
GregCr 0:e6ceb13d2d05 560 double bw = 0.0;
GregCr 0:e6ceb13d2d05 561 switch( this->settings.LoRa.Bandwidth )
GregCr 0:e6ceb13d2d05 562 {
modtronix 16:0927c093fd82 563 case 0: // 7.8 kHz
modtronix 16:0927c093fd82 564 bw = 78e2;
modtronix 16:0927c093fd82 565 break;
modtronix 16:0927c093fd82 566 case 1: // 10.4 kHz
modtronix 16:0927c093fd82 567 bw = 104e2;
modtronix 16:0927c093fd82 568 break;
modtronix 16:0927c093fd82 569 case 2: // 15.6 kHz
modtronix 16:0927c093fd82 570 bw = 156e2;
modtronix 16:0927c093fd82 571 break;
modtronix 16:0927c093fd82 572 case 3: // 20.8 kHz
modtronix 16:0927c093fd82 573 bw = 208e2;
modtronix 16:0927c093fd82 574 break;
modtronix 16:0927c093fd82 575 case 4: // 31.2 kHz
modtronix 16:0927c093fd82 576 bw = 312e2;
modtronix 16:0927c093fd82 577 break;
modtronix 16:0927c093fd82 578 case 5: // 41.4 kHz
modtronix 16:0927c093fd82 579 bw = 414e2;
modtronix 16:0927c093fd82 580 break;
modtronix 16:0927c093fd82 581 case 6: // 62.5 kHz
modtronix 16:0927c093fd82 582 bw = 625e2;
modtronix 16:0927c093fd82 583 break;
GregCr 0:e6ceb13d2d05 584 case 7: // 125 kHz
GregCr 0:e6ceb13d2d05 585 bw = 125e3;
GregCr 0:e6ceb13d2d05 586 break;
GregCr 0:e6ceb13d2d05 587 case 8: // 250 kHz
GregCr 0:e6ceb13d2d05 588 bw = 250e3;
GregCr 0:e6ceb13d2d05 589 break;
GregCr 0:e6ceb13d2d05 590 case 9: // 500 kHz
GregCr 0:e6ceb13d2d05 591 bw = 500e3;
GregCr 0:e6ceb13d2d05 592 break;
GregCr 0:e6ceb13d2d05 593 }
GregCr 0:e6ceb13d2d05 594
GregCr 0:e6ceb13d2d05 595 // Symbol rate : time for one symbol (secs)
GregCr 0:e6ceb13d2d05 596 double rs = bw / ( 1 << this->settings.LoRa.Datarate );
GregCr 0:e6ceb13d2d05 597 double ts = 1 / rs;
GregCr 0:e6ceb13d2d05 598 // time of preamble
GregCr 0:e6ceb13d2d05 599 double tPreamble = ( this->settings.LoRa.PreambleLen + 4.25 ) * ts;
GregCr 0:e6ceb13d2d05 600 // Symbol length of payload and time
GregCr 0:e6ceb13d2d05 601 double tmp = ceil( ( 8 * pktLen - 4 * this->settings.LoRa.Datarate +
GregCr 0:e6ceb13d2d05 602 28 + 16 * this->settings.LoRa.CrcOn -
GregCr 0:e6ceb13d2d05 603 ( this->settings.LoRa.FixLen ? 20 : 0 ) ) /
GregCr 0:e6ceb13d2d05 604 ( double )( 4 * this->settings.LoRa.Datarate -
GregCr 0:e6ceb13d2d05 605 ( ( this->settings.LoRa.LowDatarateOptimize > 0 ) ? 8 : 0 ) ) ) *
GregCr 0:e6ceb13d2d05 606 ( this->settings.LoRa.Coderate + 4 );
GregCr 0:e6ceb13d2d05 607 double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
GregCr 0:e6ceb13d2d05 608 double tPayload = nPayload * ts;
GregCr 0:e6ceb13d2d05 609 // Time on air
GregCr 0:e6ceb13d2d05 610 double tOnAir = tPreamble + tPayload;
GregCr 0:e6ceb13d2d05 611 // return us secs
GregCr 0:e6ceb13d2d05 612 airTime = floor( tOnAir * 1e6 + 0.999 );
GregCr 0:e6ceb13d2d05 613 }
GregCr 0:e6ceb13d2d05 614 break;
GregCr 0:e6ceb13d2d05 615 }
GregCr 0:e6ceb13d2d05 616 return airTime;
GregCr 0:e6ceb13d2d05 617 }
GregCr 0:e6ceb13d2d05 618
GregCr 0:e6ceb13d2d05 619 void SX1276::Send( uint8_t *buffer, uint8_t size )
GregCr 0:e6ceb13d2d05 620 {
GregCr 0:e6ceb13d2d05 621 uint32_t txTimeout = 0;
GregCr 0:e6ceb13d2d05 622
GregCr 5:11ec8a6ba4f0 623 this->settings.State = IDLE;
GregCr 5:11ec8a6ba4f0 624
GregCr 0:e6ceb13d2d05 625 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 626 {
GregCr 0:e6ceb13d2d05 627 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 628 {
GregCr 0:e6ceb13d2d05 629 this->settings.FskPacketHandler.NbBytes = 0;
GregCr 0:e6ceb13d2d05 630 this->settings.FskPacketHandler.Size = size;
GregCr 0:e6ceb13d2d05 631
GregCr 0:e6ceb13d2d05 632 if( this->settings.Fsk.FixLen == false )
GregCr 0:e6ceb13d2d05 633 {
GregCr 0:e6ceb13d2d05 634 WriteFifo( ( uint8_t* )&size, 1 );
GregCr 0:e6ceb13d2d05 635 }
GregCr 0:e6ceb13d2d05 636 else
GregCr 0:e6ceb13d2d05 637 {
GregCr 0:e6ceb13d2d05 638 Write( REG_PAYLOADLENGTH, size );
GregCr 0:e6ceb13d2d05 639 }
GregCr 0:e6ceb13d2d05 640
GregCr 0:e6ceb13d2d05 641 if( ( size > 0 ) && ( size <= 64 ) )
GregCr 0:e6ceb13d2d05 642 {
GregCr 0:e6ceb13d2d05 643 this->settings.FskPacketHandler.ChunkSize = size;
GregCr 0:e6ceb13d2d05 644 }
GregCr 0:e6ceb13d2d05 645 else
GregCr 0:e6ceb13d2d05 646 {
GregCr 0:e6ceb13d2d05 647 this->settings.FskPacketHandler.ChunkSize = 32;
GregCr 0:e6ceb13d2d05 648 }
GregCr 0:e6ceb13d2d05 649
GregCr 0:e6ceb13d2d05 650 // Write payload buffer
GregCr 0:e6ceb13d2d05 651 WriteFifo( buffer, this->settings.FskPacketHandler.ChunkSize );
GregCr 0:e6ceb13d2d05 652 this->settings.FskPacketHandler.NbBytes += this->settings.FskPacketHandler.ChunkSize;
GregCr 0:e6ceb13d2d05 653 txTimeout = this->settings.Fsk.TxTimeout;
GregCr 0:e6ceb13d2d05 654 }
GregCr 0:e6ceb13d2d05 655 break;
GregCr 0:e6ceb13d2d05 656 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 657 {
GregCr 0:e6ceb13d2d05 658 if( this->settings.LoRa.IqInverted == true )
GregCr 0:e6ceb13d2d05 659 {
GregCr 0:e6ceb13d2d05 660 Write( REG_LR_INVERTIQ, ( ( Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
GregCr 0:e6ceb13d2d05 661 }
GregCr 0:e6ceb13d2d05 662 else
GregCr 0:e6ceb13d2d05 663 {
GregCr 0:e6ceb13d2d05 664 Write( REG_LR_INVERTIQ, ( ( Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
GregCr 0:e6ceb13d2d05 665 }
GregCr 0:e6ceb13d2d05 666
GregCr 0:e6ceb13d2d05 667 this->settings.LoRaPacketHandler.Size = size;
GregCr 0:e6ceb13d2d05 668
GregCr 0:e6ceb13d2d05 669 // Initializes the payload size
GregCr 0:e6ceb13d2d05 670 Write( REG_LR_PAYLOADLENGTH, size );
GregCr 0:e6ceb13d2d05 671
GregCr 0:e6ceb13d2d05 672 // Full buffer used for Tx
GregCr 0:e6ceb13d2d05 673 Write( REG_LR_FIFOTXBASEADDR, 0 );
GregCr 0:e6ceb13d2d05 674 Write( REG_LR_FIFOADDRPTR, 0 );
GregCr 0:e6ceb13d2d05 675
GregCr 0:e6ceb13d2d05 676 // FIFO operations can not take place in Sleep mode
GregCr 0:e6ceb13d2d05 677 if( ( Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
GregCr 0:e6ceb13d2d05 678 {
GregCr 0:e6ceb13d2d05 679 Standby( );
GregCr 4:f0ce52e94d3f 680 wait_ms( 1 );
GregCr 0:e6ceb13d2d05 681 }
GregCr 0:e6ceb13d2d05 682 // Write payload buffer
GregCr 0:e6ceb13d2d05 683 WriteFifo( buffer, size );
GregCr 0:e6ceb13d2d05 684 txTimeout = this->settings.LoRa.TxTimeout;
GregCr 0:e6ceb13d2d05 685 }
GregCr 0:e6ceb13d2d05 686 break;
GregCr 0:e6ceb13d2d05 687 }
GregCr 0:e6ceb13d2d05 688
GregCr 0:e6ceb13d2d05 689 Tx( txTimeout );
GregCr 0:e6ceb13d2d05 690 }
GregCr 0:e6ceb13d2d05 691
GregCr 0:e6ceb13d2d05 692 void SX1276::Sleep( void )
GregCr 0:e6ceb13d2d05 693 {
mluis 13:618826a997e2 694 // Initialize driver timeout timers
mluis 13:618826a997e2 695 txTimeoutTimer.detach( );
GregCr 0:e6ceb13d2d05 696 rxTimeoutTimer.detach( );
GregCr 0:e6ceb13d2d05 697 SetOpMode( RF_OPMODE_SLEEP );
GregCr 0:e6ceb13d2d05 698 }
GregCr 0:e6ceb13d2d05 699
GregCr 0:e6ceb13d2d05 700 void SX1276::Standby( void )
GregCr 0:e6ceb13d2d05 701 {
GregCr 0:e6ceb13d2d05 702 txTimeoutTimer.detach( );
GregCr 0:e6ceb13d2d05 703 rxTimeoutTimer.detach( );
GregCr 0:e6ceb13d2d05 704 SetOpMode( RF_OPMODE_STANDBY );
GregCr 0:e6ceb13d2d05 705 }
GregCr 0:e6ceb13d2d05 706
GregCr 0:e6ceb13d2d05 707 void SX1276::Rx( uint32_t timeout )
GregCr 0:e6ceb13d2d05 708 {
GregCr 0:e6ceb13d2d05 709 bool rxContinuous = false;
GregCr 6:e7f02929cd3d 710
GregCr 0:e6ceb13d2d05 711 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 712 {
GregCr 0:e6ceb13d2d05 713 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 714 {
GregCr 0:e6ceb13d2d05 715 rxContinuous = this->settings.Fsk.RxContinuous;
GregCr 0:e6ceb13d2d05 716
GregCr 0:e6ceb13d2d05 717 // DIO0=PayloadReady
GregCr 0:e6ceb13d2d05 718 // DIO1=FifoLevel
GregCr 0:e6ceb13d2d05 719 // DIO2=SyncAddr
GregCr 0:e6ceb13d2d05 720 // DIO3=FifoEmpty
GregCr 0:e6ceb13d2d05 721 // DIO4=Preamble
GregCr 0:e6ceb13d2d05 722 // DIO5=ModeReady
GregCr 5:11ec8a6ba4f0 723 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK & RF_DIOMAPPING1_DIO1_MASK &
GregCr 0:e6ceb13d2d05 724 RF_DIOMAPPING1_DIO2_MASK ) |
GregCr 0:e6ceb13d2d05 725 RF_DIOMAPPING1_DIO0_00 |
GregCr 0:e6ceb13d2d05 726 RF_DIOMAPPING1_DIO2_11 );
GregCr 0:e6ceb13d2d05 727
GregCr 0:e6ceb13d2d05 728 Write( REG_DIOMAPPING2, ( Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
GregCr 0:e6ceb13d2d05 729 RF_DIOMAPPING2_MAP_MASK ) |
GregCr 0:e6ceb13d2d05 730 RF_DIOMAPPING2_DIO4_11 |
GregCr 0:e6ceb13d2d05 731 RF_DIOMAPPING2_MAP_PREAMBLEDETECT );
GregCr 0:e6ceb13d2d05 732
GregCr 0:e6ceb13d2d05 733 this->settings.FskPacketHandler.FifoThresh = Read( REG_FIFOTHRESH ) & 0x3F;
GregCr 0:e6ceb13d2d05 734
GregCr 0:e6ceb13d2d05 735 this->settings.FskPacketHandler.PreambleDetected = false;
GregCr 0:e6ceb13d2d05 736 this->settings.FskPacketHandler.SyncWordDetected = false;
GregCr 0:e6ceb13d2d05 737 this->settings.FskPacketHandler.NbBytes = 0;
GregCr 0:e6ceb13d2d05 738 this->settings.FskPacketHandler.Size = 0;
GregCr 0:e6ceb13d2d05 739 }
GregCr 0:e6ceb13d2d05 740 break;
GregCr 0:e6ceb13d2d05 741 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 742 {
GregCr 0:e6ceb13d2d05 743 if( this->settings.LoRa.IqInverted == true )
GregCr 0:e6ceb13d2d05 744 {
GregCr 0:e6ceb13d2d05 745 Write( REG_LR_INVERTIQ, ( ( Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
GregCr 0:e6ceb13d2d05 746 }
GregCr 0:e6ceb13d2d05 747 else
GregCr 0:e6ceb13d2d05 748 {
GregCr 0:e6ceb13d2d05 749 Write( REG_LR_INVERTIQ, ( ( Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
GregCr 0:e6ceb13d2d05 750 }
GregCr 0:e6ceb13d2d05 751
GregCr 0:e6ceb13d2d05 752 rxContinuous = this->settings.LoRa.RxContinuous;
GregCr 0:e6ceb13d2d05 753
GregCr 6:e7f02929cd3d 754 if( this->settings.LoRa.FreqHopOn == true )
GregCr 6:e7f02929cd3d 755 {
GregCr 6:e7f02929cd3d 756 Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
GregCr 0:e6ceb13d2d05 757 //RFLR_IRQFLAGS_RXDONE |
GregCr 0:e6ceb13d2d05 758 //RFLR_IRQFLAGS_PAYLOADCRCERROR |
GregCr 4:f0ce52e94d3f 759 RFLR_IRQFLAGS_VALIDHEADER |
GregCr 0:e6ceb13d2d05 760 RFLR_IRQFLAGS_TXDONE |
GregCr 0:e6ceb13d2d05 761 RFLR_IRQFLAGS_CADDONE |
GregCr 6:e7f02929cd3d 762 //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
GregCr 0:e6ceb13d2d05 763 RFLR_IRQFLAGS_CADDETECTED );
GregCr 6:e7f02929cd3d 764
mluis 13:618826a997e2 765 // DIO0=RxDone, DIO2=FhssChangeChannel
mluis 13:618826a997e2 766 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
GregCr 6:e7f02929cd3d 767 }
GregCr 6:e7f02929cd3d 768 else
GregCr 6:e7f02929cd3d 769 {
GregCr 6:e7f02929cd3d 770 Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
GregCr 6:e7f02929cd3d 771 //RFLR_IRQFLAGS_RXDONE |
GregCr 6:e7f02929cd3d 772 //RFLR_IRQFLAGS_PAYLOADCRCERROR |
GregCr 6:e7f02929cd3d 773 RFLR_IRQFLAGS_VALIDHEADER |
GregCr 6:e7f02929cd3d 774 RFLR_IRQFLAGS_TXDONE |
GregCr 6:e7f02929cd3d 775 RFLR_IRQFLAGS_CADDONE |
GregCr 8:0fe3e0e8007b 776 RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
GregCr 6:e7f02929cd3d 777 RFLR_IRQFLAGS_CADDETECTED );
GregCr 6:e7f02929cd3d 778
GregCr 6:e7f02929cd3d 779 // DIO0=RxDone
GregCr 6:e7f02929cd3d 780 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
GregCr 6:e7f02929cd3d 781 }
GregCr 0:e6ceb13d2d05 782
GregCr 0:e6ceb13d2d05 783 Write( REG_LR_FIFORXBASEADDR, 0 );
GregCr 0:e6ceb13d2d05 784 Write( REG_LR_FIFOADDRPTR, 0 );
GregCr 0:e6ceb13d2d05 785 }
GregCr 0:e6ceb13d2d05 786 break;
GregCr 0:e6ceb13d2d05 787 }
GregCr 0:e6ceb13d2d05 788
GregCr 0:e6ceb13d2d05 789 memset( rxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
GregCr 0:e6ceb13d2d05 790
GregCr 0:e6ceb13d2d05 791 this->settings.State = RX;
GregCr 0:e6ceb13d2d05 792 if( timeout != 0 )
GregCr 0:e6ceb13d2d05 793 {
GregCr 0:e6ceb13d2d05 794 rxTimeoutTimer.attach_us( this, &SX1276::OnTimeoutIrq, timeout );
GregCr 0:e6ceb13d2d05 795 }
GregCr 0:e6ceb13d2d05 796
GregCr 0:e6ceb13d2d05 797 if( this->settings.Modem == MODEM_FSK )
GregCr 0:e6ceb13d2d05 798 {
GregCr 0:e6ceb13d2d05 799 SetOpMode( RF_OPMODE_RECEIVER );
GregCr 0:e6ceb13d2d05 800
GregCr 0:e6ceb13d2d05 801 if( rxContinuous == false )
GregCr 0:e6ceb13d2d05 802 {
GregCr 0:e6ceb13d2d05 803 rxTimeoutSyncWord.attach_us( this, &SX1276::OnTimeoutIrq, ( 8.0 * ( this->settings.Fsk.PreambleLen +
GregCr 0:e6ceb13d2d05 804 ( ( Read( REG_SYNCCONFIG ) &
GregCr 0:e6ceb13d2d05 805 ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
GregCr 0:e6ceb13d2d05 806 1.0 ) + 1.0 ) /
GregCr 0:e6ceb13d2d05 807 ( double )this->settings.Fsk.Datarate ) * 1e6 ) ;
GregCr 0:e6ceb13d2d05 808 }
GregCr 0:e6ceb13d2d05 809 }
GregCr 0:e6ceb13d2d05 810 else
GregCr 0:e6ceb13d2d05 811 {
GregCr 0:e6ceb13d2d05 812 if( rxContinuous == true )
GregCr 0:e6ceb13d2d05 813 {
GregCr 0:e6ceb13d2d05 814 SetOpMode( RFLR_OPMODE_RECEIVER );
GregCr 0:e6ceb13d2d05 815 }
GregCr 0:e6ceb13d2d05 816 else
GregCr 0:e6ceb13d2d05 817 {
GregCr 0:e6ceb13d2d05 818 SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
GregCr 0:e6ceb13d2d05 819 }
GregCr 0:e6ceb13d2d05 820 }
GregCr 0:e6ceb13d2d05 821 }
GregCr 0:e6ceb13d2d05 822
GregCr 0:e6ceb13d2d05 823 void SX1276::Tx( uint32_t timeout )
GregCr 0:e6ceb13d2d05 824 {
GregCr 0:e6ceb13d2d05 825 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 826 {
GregCr 0:e6ceb13d2d05 827 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 828 {
GregCr 0:e6ceb13d2d05 829 // DIO0=PacketSent
GregCr 0:e6ceb13d2d05 830 // DIO1=FifoLevel
GregCr 0:e6ceb13d2d05 831 // DIO2=FifoFull
GregCr 0:e6ceb13d2d05 832 // DIO3=FifoEmpty
GregCr 0:e6ceb13d2d05 833 // DIO4=LowBat
GregCr 0:e6ceb13d2d05 834 // DIO5=ModeReady
GregCr 5:11ec8a6ba4f0 835 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK & RF_DIOMAPPING1_DIO1_MASK &
GregCr 0:e6ceb13d2d05 836 RF_DIOMAPPING1_DIO2_MASK ) );
GregCr 0:e6ceb13d2d05 837
GregCr 0:e6ceb13d2d05 838 Write( REG_DIOMAPPING2, ( Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
GregCr 0:e6ceb13d2d05 839 RF_DIOMAPPING2_MAP_MASK ) );
GregCr 0:e6ceb13d2d05 840 this->settings.FskPacketHandler.FifoThresh = Read( REG_FIFOTHRESH ) & 0x3F;
GregCr 0:e6ceb13d2d05 841 }
GregCr 0:e6ceb13d2d05 842 break;
GregCr 0:e6ceb13d2d05 843 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 844 {
GregCr 6:e7f02929cd3d 845
GregCr 6:e7f02929cd3d 846 if( this->settings.LoRa.FreqHopOn == true )
GregCr 6:e7f02929cd3d 847 {
GregCr 6:e7f02929cd3d 848 Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
GregCr 6:e7f02929cd3d 849 RFLR_IRQFLAGS_RXDONE |
GregCr 6:e7f02929cd3d 850 RFLR_IRQFLAGS_PAYLOADCRCERROR |
GregCr 6:e7f02929cd3d 851 RFLR_IRQFLAGS_VALIDHEADER |
GregCr 6:e7f02929cd3d 852 //RFLR_IRQFLAGS_TXDONE |
GregCr 6:e7f02929cd3d 853 RFLR_IRQFLAGS_CADDONE |
GregCr 6:e7f02929cd3d 854 //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
GregCr 6:e7f02929cd3d 855 RFLR_IRQFLAGS_CADDETECTED );
GregCr 6:e7f02929cd3d 856
GregCr 6:e7f02929cd3d 857 // DIO0=TxDone
GregCr 8:0fe3e0e8007b 858 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
GregCr 6:e7f02929cd3d 859 // DIO2=FhssChangeChannel
GregCr 6:e7f02929cd3d 860 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO2_00 );
GregCr 6:e7f02929cd3d 861 }
GregCr 6:e7f02929cd3d 862 else
GregCr 6:e7f02929cd3d 863 {
GregCr 6:e7f02929cd3d 864 Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
GregCr 0:e6ceb13d2d05 865 RFLR_IRQFLAGS_RXDONE |
GregCr 0:e6ceb13d2d05 866 RFLR_IRQFLAGS_PAYLOADCRCERROR |
GregCr 0:e6ceb13d2d05 867 RFLR_IRQFLAGS_VALIDHEADER |
GregCr 0:e6ceb13d2d05 868 //RFLR_IRQFLAGS_TXDONE |
GregCr 0:e6ceb13d2d05 869 RFLR_IRQFLAGS_CADDONE |
GregCr 0:e6ceb13d2d05 870 RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
GregCr 0:e6ceb13d2d05 871 RFLR_IRQFLAGS_CADDETECTED );
GregCr 6:e7f02929cd3d 872
GregCr 6:e7f02929cd3d 873 // DIO0=TxDone
GregCr 6:e7f02929cd3d 874 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
GregCr 6:e7f02929cd3d 875 }
GregCr 0:e6ceb13d2d05 876 }
GregCr 0:e6ceb13d2d05 877 break;
GregCr 0:e6ceb13d2d05 878 }
GregCr 0:e6ceb13d2d05 879
GregCr 0:e6ceb13d2d05 880 this->settings.State = TX;
mluis 13:618826a997e2 881 txTimeoutTimer.attach_us( this, &SX1276::OnTimeoutIrq, timeout );
GregCr 0:e6ceb13d2d05 882 SetOpMode( RF_OPMODE_TRANSMITTER );
GregCr 0:e6ceb13d2d05 883 }
GregCr 0:e6ceb13d2d05 884
GregCr 7:2b555111463f 885 void SX1276::StartCad( void )
GregCr 0:e6ceb13d2d05 886 {
GregCr 7:2b555111463f 887 switch( this->settings.Modem )
GregCr 7:2b555111463f 888 {
GregCr 7:2b555111463f 889 case MODEM_FSK:
GregCr 7:2b555111463f 890 {
GregCr 7:2b555111463f 891
GregCr 7:2b555111463f 892 }
GregCr 7:2b555111463f 893 break;
GregCr 7:2b555111463f 894 case MODEM_LORA:
GregCr 7:2b555111463f 895 {
GregCr 7:2b555111463f 896 Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
GregCr 7:2b555111463f 897 RFLR_IRQFLAGS_RXDONE |
GregCr 7:2b555111463f 898 RFLR_IRQFLAGS_PAYLOADCRCERROR |
GregCr 7:2b555111463f 899 RFLR_IRQFLAGS_VALIDHEADER |
GregCr 7:2b555111463f 900 RFLR_IRQFLAGS_TXDONE |
GregCr 7:2b555111463f 901 //RFLR_IRQFLAGS_CADDONE |
GregCr 12:aa5b3bf7fdf4 902 RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL // |
GregCr 12:aa5b3bf7fdf4 903 //RFLR_IRQFLAGS_CADDETECTED
GregCr 12:aa5b3bf7fdf4 904 );
GregCr 7:2b555111463f 905
GregCr 7:2b555111463f 906 // DIO3=CADDone
GregCr 7:2b555111463f 907 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
GregCr 7:2b555111463f 908
GregCr 7:2b555111463f 909 this->settings.State = CAD;
GregCr 7:2b555111463f 910 SetOpMode( RFLR_OPMODE_CAD );
GregCr 7:2b555111463f 911 }
GregCr 7:2b555111463f 912 break;
GregCr 7:2b555111463f 913 default:
GregCr 7:2b555111463f 914 break;
GregCr 7:2b555111463f 915 }
GregCr 7:2b555111463f 916 }
GregCr 7:2b555111463f 917
GregCr 7:2b555111463f 918 int16_t SX1276::GetRssi( ModemType modem )
GregCr 7:2b555111463f 919 {
GregCr 7:2b555111463f 920 int16_t rssi = 0;
GregCr 0:e6ceb13d2d05 921
GregCr 0:e6ceb13d2d05 922 switch( modem )
GregCr 0:e6ceb13d2d05 923 {
GregCr 0:e6ceb13d2d05 924 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 925 rssi = -( Read( REG_RSSIVALUE ) >> 1 );
GregCr 0:e6ceb13d2d05 926 break;
GregCr 0:e6ceb13d2d05 927 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 928 if( this->settings.Channel > RF_MID_BAND_THRESH )
GregCr 0:e6ceb13d2d05 929 {
GregCr 0:e6ceb13d2d05 930 rssi = RSSI_OFFSET_HF + Read( REG_LR_RSSIVALUE );
GregCr 0:e6ceb13d2d05 931 }
GregCr 0:e6ceb13d2d05 932 else
GregCr 0:e6ceb13d2d05 933 {
GregCr 0:e6ceb13d2d05 934 rssi = RSSI_OFFSET_LF + Read( REG_LR_RSSIVALUE );
GregCr 0:e6ceb13d2d05 935 }
GregCr 0:e6ceb13d2d05 936 break;
GregCr 0:e6ceb13d2d05 937 default:
GregCr 0:e6ceb13d2d05 938 rssi = -1;
GregCr 0:e6ceb13d2d05 939 break;
GregCr 0:e6ceb13d2d05 940 }
GregCr 0:e6ceb13d2d05 941 return rssi;
GregCr 0:e6ceb13d2d05 942 }
GregCr 0:e6ceb13d2d05 943
GregCr 0:e6ceb13d2d05 944 void SX1276::SetOpMode( uint8_t opMode )
GregCr 0:e6ceb13d2d05 945 {
GregCr 0:e6ceb13d2d05 946 if( opMode != previousOpMode )
GregCr 0:e6ceb13d2d05 947 {
GregCr 0:e6ceb13d2d05 948 previousOpMode = opMode;
GregCr 0:e6ceb13d2d05 949 if( opMode == RF_OPMODE_SLEEP )
GregCr 0:e6ceb13d2d05 950 {
GregCr 0:e6ceb13d2d05 951 SetAntSwLowPower( true );
GregCr 0:e6ceb13d2d05 952 }
GregCr 0:e6ceb13d2d05 953 else
GregCr 0:e6ceb13d2d05 954 {
GregCr 0:e6ceb13d2d05 955 SetAntSwLowPower( false );
GregCr 0:e6ceb13d2d05 956 if( opMode == RF_OPMODE_TRANSMITTER )
GregCr 0:e6ceb13d2d05 957 {
GregCr 0:e6ceb13d2d05 958 SetAntSw( 1 );
GregCr 0:e6ceb13d2d05 959 }
GregCr 0:e6ceb13d2d05 960 else
GregCr 0:e6ceb13d2d05 961 {
GregCr 0:e6ceb13d2d05 962 SetAntSw( 0 );
GregCr 0:e6ceb13d2d05 963 }
GregCr 0:e6ceb13d2d05 964 }
GregCr 0:e6ceb13d2d05 965 Write( REG_OPMODE, ( Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
GregCr 0:e6ceb13d2d05 966 }
GregCr 0:e6ceb13d2d05 967 }
GregCr 0:e6ceb13d2d05 968
GregCr 0:e6ceb13d2d05 969 void SX1276::SetModem( ModemType modem )
GregCr 0:e6ceb13d2d05 970 {
GregCr 4:f0ce52e94d3f 971 if( this->settings.Modem != modem )
GregCr 0:e6ceb13d2d05 972 {
mluis 13:618826a997e2 973 this->settings.Modem = modem;
mluis 13:618826a997e2 974 switch( this->settings.Modem )
mluis 13:618826a997e2 975 {
mluis 13:618826a997e2 976 default:
mluis 13:618826a997e2 977 case MODEM_FSK:
mluis 13:618826a997e2 978 SetOpMode( RF_OPMODE_SLEEP );
mluis 13:618826a997e2 979 Write( REG_OPMODE, ( Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
mluis 13:618826a997e2 980
mluis 13:618826a997e2 981 Write( REG_DIOMAPPING1, 0x00 );
mluis 13:618826a997e2 982 Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
mluis 13:618826a997e2 983 break;
mluis 13:618826a997e2 984 case MODEM_LORA:
mluis 13:618826a997e2 985 SetOpMode( RF_OPMODE_SLEEP );
mluis 13:618826a997e2 986 Write( REG_OPMODE, ( Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
mluis 13:618826a997e2 987 Write( 0x30, 0x00 ); // IF = 0
mluis 13:618826a997e2 988 Write( REG_LR_DETECTOPTIMIZE, ( Read( REG_LR_DETECTOPTIMIZE ) & 0x7F ) ); // Manual IF
mluis 13:618826a997e2 989 Write( REG_DIOMAPPING1, 0x00 );
mluis 13:618826a997e2 990 Write( REG_DIOMAPPING2, 0x00 );
mluis 13:618826a997e2 991 break;
mluis 13:618826a997e2 992 }
GregCr 0:e6ceb13d2d05 993 }
GregCr 0:e6ceb13d2d05 994 }
GregCr 0:e6ceb13d2d05 995
GregCr 0:e6ceb13d2d05 996 void SX1276::OnTimeoutIrq( void )
GregCr 0:e6ceb13d2d05 997 {
GregCr 0:e6ceb13d2d05 998 switch( this->settings.State )
GregCr 0:e6ceb13d2d05 999 {
GregCr 0:e6ceb13d2d05 1000 case RX:
GregCr 0:e6ceb13d2d05 1001 if( this->settings.Modem == MODEM_FSK )
GregCr 0:e6ceb13d2d05 1002 {
GregCr 0:e6ceb13d2d05 1003 this->settings.FskPacketHandler.PreambleDetected = false;
GregCr 0:e6ceb13d2d05 1004 this->settings.FskPacketHandler.SyncWordDetected = false;
GregCr 0:e6ceb13d2d05 1005 this->settings.FskPacketHandler.NbBytes = 0;
GregCr 0:e6ceb13d2d05 1006 this->settings.FskPacketHandler.Size = 0;
GregCr 0:e6ceb13d2d05 1007
GregCr 0:e6ceb13d2d05 1008 // Clear Irqs
GregCr 0:e6ceb13d2d05 1009 Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
GregCr 0:e6ceb13d2d05 1010 RF_IRQFLAGS1_PREAMBLEDETECT |
GregCr 0:e6ceb13d2d05 1011 RF_IRQFLAGS1_SYNCADDRESSMATCH );
GregCr 0:e6ceb13d2d05 1012 Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
GregCr 0:e6ceb13d2d05 1013
GregCr 0:e6ceb13d2d05 1014 if( this->settings.Fsk.RxContinuous == true )
GregCr 0:e6ceb13d2d05 1015 {
GregCr 0:e6ceb13d2d05 1016 // Continuous mode restart Rx chain
GregCr 0:e6ceb13d2d05 1017 Write( REG_RXCONFIG, Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
GregCr 0:e6ceb13d2d05 1018 }
GregCr 0:e6ceb13d2d05 1019 else
GregCr 0:e6ceb13d2d05 1020 {
GregCr 5:11ec8a6ba4f0 1021 this->settings.State = IDLE;
GregCr 5:11ec8a6ba4f0 1022 rxTimeoutSyncWord.detach( );
GregCr 0:e6ceb13d2d05 1023 }
GregCr 0:e6ceb13d2d05 1024 }
GregCr 0:e6ceb13d2d05 1025 if( ( rxTimeout != NULL ) )
GregCr 0:e6ceb13d2d05 1026 {
GregCr 0:e6ceb13d2d05 1027 rxTimeout( );
GregCr 0:e6ceb13d2d05 1028 }
GregCr 0:e6ceb13d2d05 1029 break;
GregCr 0:e6ceb13d2d05 1030 case TX:
mluis 13:618826a997e2 1031 this->settings.State = IDLE;
GregCr 0:e6ceb13d2d05 1032 if( ( txTimeout != NULL ) )
GregCr 0:e6ceb13d2d05 1033 {
GregCr 0:e6ceb13d2d05 1034 txTimeout( );
GregCr 0:e6ceb13d2d05 1035 }
GregCr 0:e6ceb13d2d05 1036 break;
GregCr 0:e6ceb13d2d05 1037 default:
GregCr 0:e6ceb13d2d05 1038 break;
GregCr 0:e6ceb13d2d05 1039 }
GregCr 0:e6ceb13d2d05 1040 }
GregCr 0:e6ceb13d2d05 1041
GregCr 0:e6ceb13d2d05 1042 void SX1276::OnDio0Irq( void )
GregCr 0:e6ceb13d2d05 1043 {
GregCr 0:e6ceb13d2d05 1044 __IO uint8_t irqFlags = 0;
GregCr 0:e6ceb13d2d05 1045
GregCr 0:e6ceb13d2d05 1046 switch( this->settings.State )
GregCr 0:e6ceb13d2d05 1047 {
GregCr 0:e6ceb13d2d05 1048 case RX:
GregCr 0:e6ceb13d2d05 1049 //TimerStop( &RxTimeoutTimer );
GregCr 0:e6ceb13d2d05 1050 // RxDone interrupt
GregCr 0:e6ceb13d2d05 1051 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 1052 {
GregCr 0:e6ceb13d2d05 1053 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 1054 irqFlags = Read( REG_IRQFLAGS2 );
GregCr 0:e6ceb13d2d05 1055 if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
GregCr 0:e6ceb13d2d05 1056 {
GregCr 0:e6ceb13d2d05 1057 // Clear Irqs
GregCr 0:e6ceb13d2d05 1058 Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
GregCr 0:e6ceb13d2d05 1059 RF_IRQFLAGS1_PREAMBLEDETECT |
GregCr 0:e6ceb13d2d05 1060 RF_IRQFLAGS1_SYNCADDRESSMATCH );
GregCr 0:e6ceb13d2d05 1061 Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
GregCr 0:e6ceb13d2d05 1062
GregCr 0:e6ceb13d2d05 1063 if( this->settings.Fsk.RxContinuous == false )
GregCr 0:e6ceb13d2d05 1064 {
GregCr 0:e6ceb13d2d05 1065 this->settings.State = IDLE;
GregCr 0:e6ceb13d2d05 1066 rxTimeoutSyncWord.attach_us( this, &SX1276::OnTimeoutIrq, ( 8.0 * ( this->settings.Fsk.PreambleLen +
GregCr 0:e6ceb13d2d05 1067 ( ( Read( REG_SYNCCONFIG ) &
GregCr 0:e6ceb13d2d05 1068 ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
GregCr 0:e6ceb13d2d05 1069 1.0 ) + 1.0 ) /
GregCr 0:e6ceb13d2d05 1070 ( double )this->settings.Fsk.Datarate ) * 1e6 ) ;
GregCr 0:e6ceb13d2d05 1071 }
GregCr 0:e6ceb13d2d05 1072 else
GregCr 0:e6ceb13d2d05 1073 {
GregCr 0:e6ceb13d2d05 1074 // Continuous mode restart Rx chain
GregCr 0:e6ceb13d2d05 1075 Write( REG_RXCONFIG, Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
GregCr 0:e6ceb13d2d05 1076 }
GregCr 0:e6ceb13d2d05 1077 rxTimeoutTimer.detach( );
GregCr 0:e6ceb13d2d05 1078
GregCr 0:e6ceb13d2d05 1079 if( ( rxError != NULL ) )
GregCr 0:e6ceb13d2d05 1080 {
GregCr 0:e6ceb13d2d05 1081 rxError( );
GregCr 0:e6ceb13d2d05 1082 }
GregCr 0:e6ceb13d2d05 1083 this->settings.FskPacketHandler.PreambleDetected = false;
GregCr 0:e6ceb13d2d05 1084 this->settings.FskPacketHandler.SyncWordDetected = false;
GregCr 0:e6ceb13d2d05 1085 this->settings.FskPacketHandler.NbBytes = 0;
GregCr 0:e6ceb13d2d05 1086 this->settings.FskPacketHandler.Size = 0;
GregCr 0:e6ceb13d2d05 1087 break;
GregCr 0:e6ceb13d2d05 1088 }
GregCr 0:e6ceb13d2d05 1089
GregCr 0:e6ceb13d2d05 1090 // Read received packet size
GregCr 0:e6ceb13d2d05 1091 if( ( this->settings.FskPacketHandler.Size == 0 ) && ( this->settings.FskPacketHandler.NbBytes == 0 ) )
GregCr 0:e6ceb13d2d05 1092 {
GregCr 0:e6ceb13d2d05 1093 if( this->settings.Fsk.FixLen == false )
GregCr 0:e6ceb13d2d05 1094 {
GregCr 0:e6ceb13d2d05 1095 ReadFifo( ( uint8_t* )&this->settings.FskPacketHandler.Size, 1 );
GregCr 0:e6ceb13d2d05 1096 }
GregCr 0:e6ceb13d2d05 1097 else
GregCr 0:e6ceb13d2d05 1098 {
GregCr 0:e6ceb13d2d05 1099 this->settings.FskPacketHandler.Size = Read( REG_PAYLOADLENGTH );
GregCr 0:e6ceb13d2d05 1100 }
GregCr 0:e6ceb13d2d05 1101 ReadFifo( rxBuffer + this->settings.FskPacketHandler.NbBytes, this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
GregCr 0:e6ceb13d2d05 1102 this->settings.FskPacketHandler.NbBytes += ( this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
GregCr 0:e6ceb13d2d05 1103 }
GregCr 0:e6ceb13d2d05 1104 else
GregCr 0:e6ceb13d2d05 1105 {
GregCr 0:e6ceb13d2d05 1106 ReadFifo( rxBuffer + this->settings.FskPacketHandler.NbBytes, this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
GregCr 0:e6ceb13d2d05 1107 this->settings.FskPacketHandler.NbBytes += ( this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
GregCr 0:e6ceb13d2d05 1108 }
GregCr 0:e6ceb13d2d05 1109
GregCr 0:e6ceb13d2d05 1110 if( this->settings.Fsk.RxContinuous == false )
GregCr 0:e6ceb13d2d05 1111 {
GregCr 0:e6ceb13d2d05 1112 this->settings.State = IDLE;
GregCr 0:e6ceb13d2d05 1113 rxTimeoutSyncWord.attach_us( this, &SX1276::OnTimeoutIrq, ( 8.0 * ( this->settings.Fsk.PreambleLen +
GregCr 0:e6ceb13d2d05 1114 ( ( Read( REG_SYNCCONFIG ) &
GregCr 0:e6ceb13d2d05 1115 ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
GregCr 0:e6ceb13d2d05 1116 1.0 ) + 1.0 ) /
GregCr 0:e6ceb13d2d05 1117 ( double )this->settings.Fsk.Datarate ) * 1e6 ) ;
GregCr 0:e6ceb13d2d05 1118 }
GregCr 0:e6ceb13d2d05 1119 else
GregCr 0:e6ceb13d2d05 1120 {
GregCr 0:e6ceb13d2d05 1121 // Continuous mode restart Rx chain
GregCr 0:e6ceb13d2d05 1122 Write( REG_RXCONFIG, Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
GregCr 0:e6ceb13d2d05 1123 }
GregCr 0:e6ceb13d2d05 1124 rxTimeoutTimer.detach( );
GregCr 0:e6ceb13d2d05 1125
GregCr 0:e6ceb13d2d05 1126 if( (rxDone != NULL ) )
GregCr 0:e6ceb13d2d05 1127 {
GregCr 0:e6ceb13d2d05 1128 rxDone( rxBuffer, this->settings.FskPacketHandler.Size, this->settings.FskPacketHandler.RssiValue, 0 );
GregCr 0:e6ceb13d2d05 1129 }
GregCr 0:e6ceb13d2d05 1130 this->settings.FskPacketHandler.PreambleDetected = false;
GregCr 0:e6ceb13d2d05 1131 this->settings.FskPacketHandler.SyncWordDetected = false;
GregCr 0:e6ceb13d2d05 1132 this->settings.FskPacketHandler.NbBytes = 0;
GregCr 0:e6ceb13d2d05 1133 this->settings.FskPacketHandler.Size = 0;
GregCr 0:e6ceb13d2d05 1134 break;
GregCr 0:e6ceb13d2d05 1135 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 1136 {
GregCr 0:e6ceb13d2d05 1137 uint8_t snr = 0;
GregCr 0:e6ceb13d2d05 1138
GregCr 0:e6ceb13d2d05 1139 // Clear Irq
GregCr 0:e6ceb13d2d05 1140 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
GregCr 0:e6ceb13d2d05 1141
GregCr 0:e6ceb13d2d05 1142 irqFlags = Read( REG_LR_IRQFLAGS );
GregCr 0:e6ceb13d2d05 1143 if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
GregCr 0:e6ceb13d2d05 1144 {
GregCr 0:e6ceb13d2d05 1145 // Clear Irq
GregCr 0:e6ceb13d2d05 1146 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
GregCr 0:e6ceb13d2d05 1147
GregCr 0:e6ceb13d2d05 1148 if( this->settings.LoRa.RxContinuous == false )
GregCr 0:e6ceb13d2d05 1149 {
GregCr 0:e6ceb13d2d05 1150 this->settings.State = IDLE;
GregCr 0:e6ceb13d2d05 1151 }
GregCr 0:e6ceb13d2d05 1152 rxTimeoutTimer.detach( );
GregCr 0:e6ceb13d2d05 1153
GregCr 4:f0ce52e94d3f 1154 if( ( rxError != NULL ) )
GregCr 0:e6ceb13d2d05 1155 {
GregCr 0:e6ceb13d2d05 1156 rxError( );
GregCr 0:e6ceb13d2d05 1157 }
GregCr 0:e6ceb13d2d05 1158 break;
GregCr 0:e6ceb13d2d05 1159 }
GregCr 0:e6ceb13d2d05 1160
GregCr 0:e6ceb13d2d05 1161 this->settings.LoRaPacketHandler.SnrValue = Read( REG_LR_PKTSNRVALUE );
GregCr 0:e6ceb13d2d05 1162 if( this->settings.LoRaPacketHandler.SnrValue & 0x80 ) // The SNR sign bit is 1
GregCr 0:e6ceb13d2d05 1163 {
GregCr 0:e6ceb13d2d05 1164 // Invert and divide by 4
GregCr 0:e6ceb13d2d05 1165 snr = ( ( ~this->settings.LoRaPacketHandler.SnrValue + 1 ) & 0xFF ) >> 2;
GregCr 0:e6ceb13d2d05 1166 snr = -snr;
GregCr 0:e6ceb13d2d05 1167 }
GregCr 0:e6ceb13d2d05 1168 else
GregCr 0:e6ceb13d2d05 1169 {
GregCr 0:e6ceb13d2d05 1170 // Divide by 4
GregCr 0:e6ceb13d2d05 1171 snr = ( this->settings.LoRaPacketHandler.SnrValue & 0xFF ) >> 2;
GregCr 0:e6ceb13d2d05 1172 }
GregCr 0:e6ceb13d2d05 1173
GregCr 7:2b555111463f 1174 int16_t rssi = Read( REG_LR_PKTRSSIVALUE );
GregCr 0:e6ceb13d2d05 1175 if( this->settings.LoRaPacketHandler.SnrValue < 0 )
GregCr 0:e6ceb13d2d05 1176 {
GregCr 0:e6ceb13d2d05 1177 if( this->settings.Channel > RF_MID_BAND_THRESH )
GregCr 0:e6ceb13d2d05 1178 {
GregCr 0:e6ceb13d2d05 1179 this->settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
GregCr 0:e6ceb13d2d05 1180 snr;
GregCr 0:e6ceb13d2d05 1181 }
GregCr 0:e6ceb13d2d05 1182 else
GregCr 0:e6ceb13d2d05 1183 {
GregCr 0:e6ceb13d2d05 1184 this->settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
GregCr 0:e6ceb13d2d05 1185 snr;
GregCr 0:e6ceb13d2d05 1186 }
GregCr 0:e6ceb13d2d05 1187 }
GregCr 0:e6ceb13d2d05 1188 else
GregCr 0:e6ceb13d2d05 1189 {
GregCr 0:e6ceb13d2d05 1190 if( this->settings.Channel > RF_MID_BAND_THRESH )
GregCr 0:e6ceb13d2d05 1191 {
GregCr 0:e6ceb13d2d05 1192 this->settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
GregCr 0:e6ceb13d2d05 1193 }
GregCr 0:e6ceb13d2d05 1194 else
GregCr 0:e6ceb13d2d05 1195 {
GregCr 0:e6ceb13d2d05 1196 this->settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
GregCr 0:e6ceb13d2d05 1197 }
GregCr 0:e6ceb13d2d05 1198 }
GregCr 0:e6ceb13d2d05 1199
GregCr 0:e6ceb13d2d05 1200 this->settings.LoRaPacketHandler.Size = Read( REG_LR_RXNBBYTES );
GregCr 0:e6ceb13d2d05 1201 ReadFifo( rxBuffer, this->settings.LoRaPacketHandler.Size );
GregCr 0:e6ceb13d2d05 1202
GregCr 0:e6ceb13d2d05 1203 if( this->settings.LoRa.RxContinuous == false )
GregCr 0:e6ceb13d2d05 1204 {
GregCr 0:e6ceb13d2d05 1205 this->settings.State = IDLE;
GregCr 0:e6ceb13d2d05 1206 }
GregCr 0:e6ceb13d2d05 1207 rxTimeoutTimer.detach( );
GregCr 0:e6ceb13d2d05 1208
GregCr 0:e6ceb13d2d05 1209 if( ( rxDone != NULL ) )
GregCr 0:e6ceb13d2d05 1210 {
GregCr 0:e6ceb13d2d05 1211 rxDone( rxBuffer, this->settings.LoRaPacketHandler.Size, this->settings.LoRaPacketHandler.RssiValue, this->settings.LoRaPacketHandler.SnrValue );
GregCr 0:e6ceb13d2d05 1212 }
GregCr 0:e6ceb13d2d05 1213 }
GregCr 0:e6ceb13d2d05 1214 break;
GregCr 0:e6ceb13d2d05 1215 default:
GregCr 0:e6ceb13d2d05 1216 break;
GregCr 0:e6ceb13d2d05 1217 }
GregCr 0:e6ceb13d2d05 1218 break;
GregCr 0:e6ceb13d2d05 1219 case TX:
GregCr 0:e6ceb13d2d05 1220 txTimeoutTimer.detach( );
GregCr 0:e6ceb13d2d05 1221 // TxDone interrupt
GregCr 0:e6ceb13d2d05 1222 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 1223 {
GregCr 0:e6ceb13d2d05 1224 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 1225 // Clear Irq
GregCr 0:e6ceb13d2d05 1226 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
GregCr 0:e6ceb13d2d05 1227 // Intentional fall through
GregCr 0:e6ceb13d2d05 1228 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 1229 default:
GregCr 0:e6ceb13d2d05 1230 this->settings.State = IDLE;
GregCr 0:e6ceb13d2d05 1231 if( ( txDone != NULL ) )
GregCr 0:e6ceb13d2d05 1232 {
GregCr 0:e6ceb13d2d05 1233 txDone( );
GregCr 0:e6ceb13d2d05 1234 }
GregCr 0:e6ceb13d2d05 1235 break;
GregCr 0:e6ceb13d2d05 1236 }
GregCr 0:e6ceb13d2d05 1237 break;
GregCr 0:e6ceb13d2d05 1238 default:
GregCr 0:e6ceb13d2d05 1239 break;
GregCr 0:e6ceb13d2d05 1240 }
GregCr 0:e6ceb13d2d05 1241 }
GregCr 0:e6ceb13d2d05 1242
GregCr 0:e6ceb13d2d05 1243 void SX1276::OnDio1Irq( void )
GregCr 0:e6ceb13d2d05 1244 {
GregCr 0:e6ceb13d2d05 1245 switch( this->settings.State )
GregCr 0:e6ceb13d2d05 1246 {
GregCr 0:e6ceb13d2d05 1247 case RX:
GregCr 0:e6ceb13d2d05 1248 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 1249 {
GregCr 0:e6ceb13d2d05 1250 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 1251 // FifoLevel interrupt
GregCr 0:e6ceb13d2d05 1252 // Read received packet size
GregCr 0:e6ceb13d2d05 1253 if( ( this->settings.FskPacketHandler.Size == 0 ) && ( this->settings.FskPacketHandler.NbBytes == 0 ) )
GregCr 0:e6ceb13d2d05 1254 {
GregCr 0:e6ceb13d2d05 1255 if( this->settings.Fsk.FixLen == false )
GregCr 0:e6ceb13d2d05 1256 {
GregCr 0:e6ceb13d2d05 1257 ReadFifo( ( uint8_t* )&this->settings.FskPacketHandler.Size, 1 );
GregCr 0:e6ceb13d2d05 1258 }
GregCr 0:e6ceb13d2d05 1259 else
GregCr 0:e6ceb13d2d05 1260 {
GregCr 0:e6ceb13d2d05 1261 this->settings.FskPacketHandler.Size = Read( REG_PAYLOADLENGTH );
GregCr 0:e6ceb13d2d05 1262 }
GregCr 0:e6ceb13d2d05 1263 }
GregCr 0:e6ceb13d2d05 1264
GregCr 0:e6ceb13d2d05 1265 if( ( this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes ) > this->settings.FskPacketHandler.FifoThresh )
GregCr 0:e6ceb13d2d05 1266 {
GregCr 0:e6ceb13d2d05 1267 ReadFifo( ( rxBuffer + this->settings.FskPacketHandler.NbBytes ), this->settings.FskPacketHandler.FifoThresh );
GregCr 0:e6ceb13d2d05 1268 this->settings.FskPacketHandler.NbBytes += this->settings.FskPacketHandler.FifoThresh;
GregCr 0:e6ceb13d2d05 1269 }
GregCr 0:e6ceb13d2d05 1270 else
GregCr 0:e6ceb13d2d05 1271 {
GregCr 0:e6ceb13d2d05 1272 ReadFifo( ( rxBuffer + this->settings.FskPacketHandler.NbBytes ), this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
GregCr 0:e6ceb13d2d05 1273 this->settings.FskPacketHandler.NbBytes += ( this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
GregCr 0:e6ceb13d2d05 1274 }
GregCr 0:e6ceb13d2d05 1275 break;
GregCr 0:e6ceb13d2d05 1276 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 1277 // Sync time out
GregCr 0:e6ceb13d2d05 1278 rxTimeoutTimer.detach( );
GregCr 0:e6ceb13d2d05 1279 this->settings.State = IDLE;
GregCr 0:e6ceb13d2d05 1280 if( ( rxTimeout != NULL ) )
GregCr 0:e6ceb13d2d05 1281 {
GregCr 0:e6ceb13d2d05 1282 rxTimeout( );
GregCr 0:e6ceb13d2d05 1283 }
GregCr 0:e6ceb13d2d05 1284 break;
GregCr 0:e6ceb13d2d05 1285 default:
GregCr 0:e6ceb13d2d05 1286 break;
GregCr 0:e6ceb13d2d05 1287 }
GregCr 0:e6ceb13d2d05 1288 break;
GregCr 0:e6ceb13d2d05 1289 case TX:
GregCr 0:e6ceb13d2d05 1290 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 1291 {
GregCr 0:e6ceb13d2d05 1292 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 1293 // FifoLevel interrupt
GregCr 0:e6ceb13d2d05 1294 if( ( this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes ) > this->settings.FskPacketHandler.ChunkSize )
GregCr 0:e6ceb13d2d05 1295 {
GregCr 0:e6ceb13d2d05 1296 WriteFifo( ( rxBuffer + this->settings.FskPacketHandler.NbBytes ), this->settings.FskPacketHandler.ChunkSize );
GregCr 0:e6ceb13d2d05 1297 this->settings.FskPacketHandler.NbBytes += this->settings.FskPacketHandler.ChunkSize;
GregCr 0:e6ceb13d2d05 1298 }
GregCr 0:e6ceb13d2d05 1299 else
GregCr 0:e6ceb13d2d05 1300 {
GregCr 0:e6ceb13d2d05 1301 // Write the last chunk of data
GregCr 0:e6ceb13d2d05 1302 WriteFifo( rxBuffer + this->settings.FskPacketHandler.NbBytes, this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
GregCr 0:e6ceb13d2d05 1303 this->settings.FskPacketHandler.NbBytes += this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes;
GregCr 0:e6ceb13d2d05 1304 }
GregCr 0:e6ceb13d2d05 1305 break;
GregCr 0:e6ceb13d2d05 1306 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 1307 break;
GregCr 0:e6ceb13d2d05 1308 default:
GregCr 0:e6ceb13d2d05 1309 break;
GregCr 0:e6ceb13d2d05 1310 }
GregCr 0:e6ceb13d2d05 1311 break;
GregCr 0:e6ceb13d2d05 1312 default:
GregCr 0:e6ceb13d2d05 1313 break;
GregCr 0:e6ceb13d2d05 1314 }
GregCr 0:e6ceb13d2d05 1315 }
GregCr 0:e6ceb13d2d05 1316
GregCr 0:e6ceb13d2d05 1317 void SX1276::OnDio2Irq( void )
GregCr 0:e6ceb13d2d05 1318 {
GregCr 0:e6ceb13d2d05 1319 switch( this->settings.State )
GregCr 0:e6ceb13d2d05 1320 {
GregCr 0:e6ceb13d2d05 1321 case RX:
GregCr 0:e6ceb13d2d05 1322 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 1323 {
GregCr 0:e6ceb13d2d05 1324 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 1325 if( ( this->settings.FskPacketHandler.PreambleDetected == true ) && ( this->settings.FskPacketHandler.SyncWordDetected == false ) )
GregCr 0:e6ceb13d2d05 1326 {
GregCr 0:e6ceb13d2d05 1327 rxTimeoutSyncWord.detach( );
GregCr 0:e6ceb13d2d05 1328
GregCr 0:e6ceb13d2d05 1329 this->settings.FskPacketHandler.SyncWordDetected = true;
GregCr 0:e6ceb13d2d05 1330
GregCr 0:e6ceb13d2d05 1331 this->settings.FskPacketHandler.RssiValue = -( Read( REG_RSSIVALUE ) >> 1 );
GregCr 0:e6ceb13d2d05 1332
GregCr 0:e6ceb13d2d05 1333 this->settings.FskPacketHandler.AfcValue = ( int32_t )( double )( ( ( uint16_t )Read( REG_AFCMSB ) << 8 ) |
GregCr 0:e6ceb13d2d05 1334 ( uint16_t )Read( REG_AFCLSB ) ) *
GregCr 0:e6ceb13d2d05 1335 ( double )FREQ_STEP;
GregCr 0:e6ceb13d2d05 1336 this->settings.FskPacketHandler.RxGain = ( Read( REG_LNA ) >> 5 ) & 0x07;
GregCr 0:e6ceb13d2d05 1337 }
GregCr 0:e6ceb13d2d05 1338 break;
GregCr 0:e6ceb13d2d05 1339 case MODEM_LORA:
GregCr 6:e7f02929cd3d 1340 if( this->settings.LoRa.FreqHopOn == true )
GregCr 6:e7f02929cd3d 1341 {
GregCr 6:e7f02929cd3d 1342 // Clear Irq
GregCr 6:e7f02929cd3d 1343 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
GregCr 6:e7f02929cd3d 1344
mluis 13:618826a997e2 1345 if( ( fhssChangeChannel != NULL ) )
mluis 13:618826a997e2 1346 {
mluis 13:618826a997e2 1347 fhssChangeChannel( ( Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
mluis 13:618826a997e2 1348 }
GregCr 6:e7f02929cd3d 1349 }
GregCr 0:e6ceb13d2d05 1350 break;
GregCr 0:e6ceb13d2d05 1351 default:
GregCr 0:e6ceb13d2d05 1352 break;
GregCr 0:e6ceb13d2d05 1353 }
GregCr 0:e6ceb13d2d05 1354 break;
GregCr 0:e6ceb13d2d05 1355 case TX:
GregCr 0:e6ceb13d2d05 1356 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 1357 {
GregCr 0:e6ceb13d2d05 1358 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 1359 break;
GregCr 0:e6ceb13d2d05 1360 case MODEM_LORA:
GregCr 6:e7f02929cd3d 1361 if( this->settings.LoRa.FreqHopOn == true )
GregCr 6:e7f02929cd3d 1362 {
GregCr 6:e7f02929cd3d 1363 // Clear Irq
GregCr 6:e7f02929cd3d 1364 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
GregCr 6:e7f02929cd3d 1365
mluis 13:618826a997e2 1366 if( ( fhssChangeChannel != NULL ) )
mluis 13:618826a997e2 1367 {
mluis 13:618826a997e2 1368 fhssChangeChannel( ( Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
mluis 13:618826a997e2 1369 }
GregCr 6:e7f02929cd3d 1370 }
GregCr 0:e6ceb13d2d05 1371 break;
GregCr 0:e6ceb13d2d05 1372 default:
GregCr 0:e6ceb13d2d05 1373 break;
GregCr 0:e6ceb13d2d05 1374 }
GregCr 0:e6ceb13d2d05 1375 break;
GregCr 0:e6ceb13d2d05 1376 default:
GregCr 0:e6ceb13d2d05 1377 break;
GregCr 0:e6ceb13d2d05 1378 }
GregCr 0:e6ceb13d2d05 1379 }
GregCr 0:e6ceb13d2d05 1380
GregCr 0:e6ceb13d2d05 1381 void SX1276::OnDio3Irq( void )
GregCr 0:e6ceb13d2d05 1382 {
GregCr 0:e6ceb13d2d05 1383 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 1384 {
GregCr 0:e6ceb13d2d05 1385 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 1386 break;
GregCr 0:e6ceb13d2d05 1387 case MODEM_LORA:
mluis 13:618826a997e2 1388 if( ( Read( REG_LR_IRQFLAGS ) & 0x01 ) == 0x01 )
mluis 13:618826a997e2 1389 {
mluis 13:618826a997e2 1390 // Clear Irq
mluis 13:618826a997e2 1391 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED_MASK | RFLR_IRQFLAGS_CADDONE);
mluis 13:618826a997e2 1392 if( ( cadDone != NULL ) )
mluis 13:618826a997e2 1393 {
mluis 13:618826a997e2 1394 cadDone( true );
mluis 13:618826a997e2 1395 }
GregCr 12:aa5b3bf7fdf4 1396 }
GregCr 12:aa5b3bf7fdf4 1397 else
mluis 13:618826a997e2 1398 {
mluis 13:618826a997e2 1399 // Clear Irq
mluis 13:618826a997e2 1400 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
mluis 13:618826a997e2 1401 if( ( cadDone != NULL ) )
mluis 13:618826a997e2 1402 {
mluis 13:618826a997e2 1403 cadDone( false );
mluis 13:618826a997e2 1404 }
GregCr 7:2b555111463f 1405 }
GregCr 0:e6ceb13d2d05 1406 break;
GregCr 0:e6ceb13d2d05 1407 default:
GregCr 0:e6ceb13d2d05 1408 break;
GregCr 0:e6ceb13d2d05 1409 }
GregCr 0:e6ceb13d2d05 1410 }
GregCr 0:e6ceb13d2d05 1411
GregCr 0:e6ceb13d2d05 1412 void SX1276::OnDio4Irq( void )
GregCr 0:e6ceb13d2d05 1413 {
GregCr 0:e6ceb13d2d05 1414 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 1415 {
GregCr 0:e6ceb13d2d05 1416 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 1417 {
GregCr 0:e6ceb13d2d05 1418 if( this->settings.FskPacketHandler.PreambleDetected == false )
GregCr 0:e6ceb13d2d05 1419 {
GregCr 0:e6ceb13d2d05 1420 this->settings.FskPacketHandler.PreambleDetected = true;
GregCr 0:e6ceb13d2d05 1421 }
GregCr 0:e6ceb13d2d05 1422 }
GregCr 0:e6ceb13d2d05 1423 break;
GregCr 0:e6ceb13d2d05 1424 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 1425 break;
GregCr 0:e6ceb13d2d05 1426 default:
GregCr 0:e6ceb13d2d05 1427 break;
GregCr 0:e6ceb13d2d05 1428 }
GregCr 0:e6ceb13d2d05 1429 }
GregCr 0:e6ceb13d2d05 1430
GregCr 0:e6ceb13d2d05 1431 void SX1276::OnDio5Irq( void )
GregCr 0:e6ceb13d2d05 1432 {
GregCr 0:e6ceb13d2d05 1433 switch( this->settings.Modem )
GregCr 0:e6ceb13d2d05 1434 {
GregCr 0:e6ceb13d2d05 1435 case MODEM_FSK:
GregCr 0:e6ceb13d2d05 1436 break;
GregCr 0:e6ceb13d2d05 1437 case MODEM_LORA:
GregCr 0:e6ceb13d2d05 1438 break;
GregCr 0:e6ceb13d2d05 1439 default:
GregCr 0:e6ceb13d2d05 1440 break;
GregCr 0:e6ceb13d2d05 1441 }
mluis 13:618826a997e2 1442 }