Capstone / SX1272Lib

Library files for InAir9 module containing SX1272

Fork of SX1272Lib by Semtech

sx1272/sx1272.cpp@5:e90cbf646eb1, 2016-05-19 (annotated)

Committer:
ubhat
Date:
Thu May 19 18:30:44 2016 +0000
Revision:
5:e90cbf646eb1
Parent:
4:90bd79f1b458 
Update currentOpMode in SetOpMode() to fix Tx Power issue

Who changed what in which revision?

UserRevisionLine numberNew contents of line
mluis 0:45c4f0364ca4 1 /*
mluis 0:45c4f0364ca4 2 / _____) _ | |
mluis 0:45c4f0364ca4 3 ( (____ _____ ____ _| |_ _____ ____| |__
mluis 0:45c4f0364ca4 4 \____ \| ___ | (_ _) ___ |/ ___) _ \
mluis 0:45c4f0364ca4 5 _____) ) ____| | | || |_| ____( (___| | | |
mluis 0:45c4f0364ca4 6 (______/|_____)_|_|_| \__)_____)\____)_| |_|
mluis 0:45c4f0364ca4 7 (C) 2015 Semtech
mluis 0:45c4f0364ca4 8
mluis 0:45c4f0364ca4 9 Description: Actual implementation of a SX1272 radio, inherits Radio
mluis 0:45c4f0364ca4 10
mluis 0:45c4f0364ca4 11 License: Revised BSD License, see LICENSE.TXT file include in the project
mluis 0:45c4f0364ca4 12
mluis 0:45c4f0364ca4 13 Maintainers: Miguel Luis, Gregory Cristian and Nicolas Huguenin
mluis 0:45c4f0364ca4 14 */
mluis 0:45c4f0364ca4 15 #include "sx1272.h"
mluis 0:45c4f0364ca4 16
mluis 0:45c4f0364ca4 17 const FskBandwidth_t SX1272::FskBandwidths[] =
mluis 0:45c4f0364ca4 18 {
mluis 0:45c4f0364ca4 19 { 2600 , 0x17 },
mluis 0:45c4f0364ca4 20 { 3100 , 0x0F },
mluis 0:45c4f0364ca4 21 { 3900 , 0x07 },
mluis 0:45c4f0364ca4 22 { 5200 , 0x16 },
mluis 0:45c4f0364ca4 23 { 6300 , 0x0E },
mluis 0:45c4f0364ca4 24 { 7800 , 0x06 },
mluis 0:45c4f0364ca4 25 { 10400 , 0x15 },
mluis 0:45c4f0364ca4 26 { 12500 , 0x0D },
mluis 0:45c4f0364ca4 27 { 15600 , 0x05 },
mluis 0:45c4f0364ca4 28 { 20800 , 0x14 },
mluis 0:45c4f0364ca4 29 { 25000 , 0x0C },
mluis 0:45c4f0364ca4 30 { 31300 , 0x04 },
mluis 0:45c4f0364ca4 31 { 41700 , 0x13 },
mluis 0:45c4f0364ca4 32 { 50000 , 0x0B },
mluis 0:45c4f0364ca4 33 { 62500 , 0x03 },
mluis 0:45c4f0364ca4 34 { 83333 , 0x12 },
mluis 0:45c4f0364ca4 35 { 100000, 0x0A },
mluis 0:45c4f0364ca4 36 { 125000, 0x02 },
mluis 0:45c4f0364ca4 37 { 166700, 0x11 },
mluis 0:45c4f0364ca4 38 { 200000, 0x09 },
mluis 0:45c4f0364ca4 39 { 250000, 0x01 },
mluis 0:45c4f0364ca4 40 { 300000, 0x00 }, // Invalid Badwidth
mluis 0:45c4f0364ca4 41 };
mluis 0:45c4f0364ca4 42
mluis 0:45c4f0364ca4 43
mluis 0:45c4f0364ca4 44 SX1272::SX1272( RadioEvents_t *events,
mluis 0:45c4f0364ca4 45 PinName mosi, PinName miso, PinName sclk, PinName nss, PinName reset,
mluis 0:45c4f0364ca4 46 PinName dio0, PinName dio1, PinName dio2, PinName dio3, PinName dio4, PinName dio5 )
mluis 0:45c4f0364ca4 47 : Radio( events ),
mluis 0:45c4f0364ca4 48 spi( mosi, miso, sclk ),
mluis 0:45c4f0364ca4 49 nss( nss ),
mluis 0:45c4f0364ca4 50 reset( reset ),
mluis 0:45c4f0364ca4 51 dio0( dio0 ), dio1( dio1 ), dio2( dio2 ), dio3( dio3 ), dio4( dio4 ), dio5( dio5 ),
mluis 0:45c4f0364ca4 52 isRadioActive( false )
mluis 0:45c4f0364ca4 53 {
mluis 0:45c4f0364ca4 54 wait_ms( 10 );
mluis 0:45c4f0364ca4 55 this->rxTx = 0;
GregCr 3:5baff45eb3c5 56 this->rxtxBuffer = new uint8_t[RX_BUFFER_SIZE];
mluis 0:45c4f0364ca4 57 currentOpMode = RF_OPMODE_STANDBY;
mluis 0:45c4f0364ca4 58
mluis 0:45c4f0364ca4 59 this->RadioEvents = events;
mluis 0:45c4f0364ca4 60
mluis 0:45c4f0364ca4 61 this->dioIrq = new DioIrqHandler[6];
mluis 0:45c4f0364ca4 62
mluis 0:45c4f0364ca4 63 this->dioIrq[0] = &SX1272::OnDio0Irq;
mluis 0:45c4f0364ca4 64 this->dioIrq[1] = &SX1272::OnDio1Irq;
mluis 0:45c4f0364ca4 65 this->dioIrq[2] = &SX1272::OnDio2Irq;
mluis 0:45c4f0364ca4 66 this->dioIrq[3] = &SX1272::OnDio3Irq;
mluis 0:45c4f0364ca4 67 this->dioIrq[4] = &SX1272::OnDio4Irq;
mluis 0:45c4f0364ca4 68 this->dioIrq[5] = NULL;
mluis 0:45c4f0364ca4 69
mluis 0:45c4f0364ca4 70 this->settings.State = RF_IDLE;
mluis 0:45c4f0364ca4 71 }
mluis 0:45c4f0364ca4 72
mluis 0:45c4f0364ca4 73 SX1272::~SX1272( )
mluis 0:45c4f0364ca4 74 {
GregCr 3:5baff45eb3c5 75 delete this->rxtxBuffer;
mluis 0:45c4f0364ca4 76 delete this->dioIrq;
mluis 0:45c4f0364ca4 77 }
mluis 0:45c4f0364ca4 78
mluis 0:45c4f0364ca4 79 void SX1272::Init( RadioEvents_t *events )
mluis 0:45c4f0364ca4 80 {
mluis 0:45c4f0364ca4 81 this->RadioEvents = events;
mluis 0:45c4f0364ca4 82 }
mluis 0:45c4f0364ca4 83
mluis 0:45c4f0364ca4 84 RadioState SX1272::GetStatus( void )
mluis 0:45c4f0364ca4 85 {
mluis 0:45c4f0364ca4 86 return this->settings.State;
mluis 0:45c4f0364ca4 87 }
mluis 0:45c4f0364ca4 88
mluis 0:45c4f0364ca4 89 void SX1272::SetChannel( uint32_t freq )
mluis 0:45c4f0364ca4 90 {
mluis 0:45c4f0364ca4 91 this->settings.Channel = freq;
mluis 0:45c4f0364ca4 92 freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
mluis 0:45c4f0364ca4 93 Write( REG_FRFMSB, ( uint8_t )( ( freq >> 16 ) & 0xFF ) );
mluis 0:45c4f0364ca4 94 Write( REG_FRFMID, ( uint8_t )( ( freq >> 8 ) & 0xFF ) );
mluis 0:45c4f0364ca4 95 Write( REG_FRFLSB, ( uint8_t )( freq & 0xFF ) );
mluis 0:45c4f0364ca4 96 }
mluis 0:45c4f0364ca4 97
mluis 0:45c4f0364ca4 98 bool SX1272::IsChannelFree( RadioModems_t modem, uint32_t freq, int16_t rssiThresh )
mluis 0:45c4f0364ca4 99 {
mluis 0:45c4f0364ca4 100 int16_t rssi = 0;
mluis 4:90bd79f1b458 101
mluis 0:45c4f0364ca4 102 SetModem( modem );
mluis 0:45c4f0364ca4 103
mluis 0:45c4f0364ca4 104 SetChannel( freq );
mluis 4:90bd79f1b458 105
mluis 0:45c4f0364ca4 106 SetOpMode( RF_OPMODE_RECEIVER );
mluis 0:45c4f0364ca4 107
mluis 0:45c4f0364ca4 108 wait_ms( 1 );
mluis 4:90bd79f1b458 109
mluis 0:45c4f0364ca4 110 rssi = GetRssi( modem );
mluis 4:90bd79f1b458 111
mluis 0:45c4f0364ca4 112 Sleep( );
mluis 4:90bd79f1b458 113
mluis 0:45c4f0364ca4 114 if( rssi > rssiThresh )
mluis 0:45c4f0364ca4 115 {
mluis 0:45c4f0364ca4 116 return false;
mluis 0:45c4f0364ca4 117 }
mluis 0:45c4f0364ca4 118 return true;
mluis 0:45c4f0364ca4 119 }
mluis 0:45c4f0364ca4 120
mluis 0:45c4f0364ca4 121 uint32_t SX1272::Random( void )
mluis 0:45c4f0364ca4 122 {
mluis 0:45c4f0364ca4 123 uint8_t i;
mluis 0:45c4f0364ca4 124 uint32_t rnd = 0;
mluis 0:45c4f0364ca4 125
mluis 0:45c4f0364ca4 126 /*
mluis 4:90bd79f1b458 127 * Radio setup for random number generation
mluis 0:45c4f0364ca4 128 */
mluis 0:45c4f0364ca4 129 // Set LoRa modem ON
mluis 0:45c4f0364ca4 130 SetModem( MODEM_LORA );
mluis 0:45c4f0364ca4 131
mluis 0:45c4f0364ca4 132 // Disable LoRa modem interrupts
mluis 0:45c4f0364ca4 133 Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
mluis 0:45c4f0364ca4 134 RFLR_IRQFLAGS_RXDONE |
mluis 0:45c4f0364ca4 135 RFLR_IRQFLAGS_PAYLOADCRCERROR |
mluis 0:45c4f0364ca4 136 RFLR_IRQFLAGS_VALIDHEADER |
mluis 0:45c4f0364ca4 137 RFLR_IRQFLAGS_TXDONE |
mluis 0:45c4f0364ca4 138 RFLR_IRQFLAGS_CADDONE |
mluis 0:45c4f0364ca4 139 RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
mluis 0:45c4f0364ca4 140 RFLR_IRQFLAGS_CADDETECTED );
mluis 0:45c4f0364ca4 141
mluis 0:45c4f0364ca4 142 // Set radio in continuous reception
mluis 0:45c4f0364ca4 143 SetOpMode( RF_OPMODE_RECEIVER );
mluis 0:45c4f0364ca4 144
mluis 0:45c4f0364ca4 145 for( i = 0; i < 32; i++ )
mluis 0:45c4f0364ca4 146 {
mluis 0:45c4f0364ca4 147 wait_ms( 1 );
mluis 0:45c4f0364ca4 148 // Unfiltered RSSI value reading. Only takes the LSB value
mluis 0:45c4f0364ca4 149 rnd |= ( ( uint32_t )Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
mluis 0:45c4f0364ca4 150 }
mluis 0:45c4f0364ca4 151
mluis 0:45c4f0364ca4 152 Sleep( );
mluis 0:45c4f0364ca4 153
mluis 0:45c4f0364ca4 154 return rnd;
mluis 0:45c4f0364ca4 155 }
mluis 0:45c4f0364ca4 156
mluis 0:45c4f0364ca4 157 /*!
mluis 0:45c4f0364ca4 158 * Returns the known FSK bandwidth registers value
mluis 0:45c4f0364ca4 159 *
mluis 0:45c4f0364ca4 160 * \param [IN] bandwidth Bandwidth value in Hz
mluis 0:45c4f0364ca4 161 * \retval regValue Bandwidth register value.
mluis 0:45c4f0364ca4 162 */
mluis 0:45c4f0364ca4 163 uint8_t SX1272::GetFskBandwidthRegValue( uint32_t bandwidth )
mluis 0:45c4f0364ca4 164 {
mluis 0:45c4f0364ca4 165 uint8_t i;
mluis 0:45c4f0364ca4 166
mluis 0:45c4f0364ca4 167 for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
mluis 0:45c4f0364ca4 168 {
mluis 0:45c4f0364ca4 169 if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
mluis 0:45c4f0364ca4 170 {
mluis 0:45c4f0364ca4 171 return FskBandwidths[i].RegValue;
mluis 0:45c4f0364ca4 172 }
mluis 0:45c4f0364ca4 173 }
mluis 0:45c4f0364ca4 174 // ERROR: Value not found
mluis 0:45c4f0364ca4 175 while( 1 );
mluis 0:45c4f0364ca4 176 }
mluis 0:45c4f0364ca4 177
mluis 0:45c4f0364ca4 178 void SX1272::SetRxConfig( RadioModems_t modem, uint32_t bandwidth,
mluis 0:45c4f0364ca4 179 uint32_t datarate, uint8_t coderate,
mluis 0:45c4f0364ca4 180 uint32_t bandwidthAfc, uint16_t preambleLen,
mluis 0:45c4f0364ca4 181 uint16_t symbTimeout, bool fixLen,
mluis 0:45c4f0364ca4 182 uint8_t payloadLen,
mluis 0:45c4f0364ca4 183 bool crcOn, bool freqHopOn, uint8_t hopPeriod,
mluis 0:45c4f0364ca4 184 bool iqInverted, bool rxContinuous )
mluis 0:45c4f0364ca4 185 {
mluis 0:45c4f0364ca4 186 SetModem( modem );
mluis 0:45c4f0364ca4 187
mluis 0:45c4f0364ca4 188 switch( modem )
mluis 0:45c4f0364ca4 189 {
mluis 0:45c4f0364ca4 190 case MODEM_FSK:
mluis 0:45c4f0364ca4 191 {
mluis 0:45c4f0364ca4 192 this->settings.Fsk.Bandwidth = bandwidth;
mluis 0:45c4f0364ca4 193 this->settings.Fsk.Datarate = datarate;
mluis 0:45c4f0364ca4 194 this->settings.Fsk.BandwidthAfc = bandwidthAfc;
mluis 0:45c4f0364ca4 195 this->settings.Fsk.FixLen = fixLen;
mluis 0:45c4f0364ca4 196 this->settings.Fsk.PayloadLen = payloadLen;
mluis 0:45c4f0364ca4 197 this->settings.Fsk.CrcOn = crcOn;
mluis 0:45c4f0364ca4 198 this->settings.Fsk.IqInverted = iqInverted;
mluis 0:45c4f0364ca4 199 this->settings.Fsk.RxContinuous = rxContinuous;
mluis 0:45c4f0364ca4 200 this->settings.Fsk.PreambleLen = preambleLen;
mluis 4:90bd79f1b458 201
mluis 0:45c4f0364ca4 202 datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
mluis 0:45c4f0364ca4 203 Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
mluis 0:45c4f0364ca4 204 Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
mluis 0:45c4f0364ca4 205
mluis 0:45c4f0364ca4 206 Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
mluis 0:45c4f0364ca4 207 Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
mluis 0:45c4f0364ca4 208
mluis 0:45c4f0364ca4 209 Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
mluis 0:45c4f0364ca4 210 Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
mluis 4:90bd79f1b458 211
mluis 0:45c4f0364ca4 212 if( fixLen == 1 )
mluis 0:45c4f0364ca4 213 {
mluis 0:45c4f0364ca4 214 Write( REG_PAYLOADLENGTH, payloadLen );
mluis 0:45c4f0364ca4 215 }
GregCr 3:5baff45eb3c5 216 else
GregCr 3:5baff45eb3c5 217 {
mluis 4:90bd79f1b458 218 Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
GregCr 3:5baff45eb3c5 219 }
GregCr 3:5baff45eb3c5 220
mluis 0:45c4f0364ca4 221 Write( REG_PACKETCONFIG1,
mluis 4:90bd79f1b458 222 ( Read( REG_PACKETCONFIG1 ) &
mluis 0:45c4f0364ca4 223 RF_PACKETCONFIG1_CRC_MASK &
mluis 0:45c4f0364ca4 224 RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
mluis 0:45c4f0364ca4 225 ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
mluis 0:45c4f0364ca4 226 ( crcOn << 4 ) );
mluis 0:45c4f0364ca4 227 }
mluis 0:45c4f0364ca4 228 break;
mluis 0:45c4f0364ca4 229 case MODEM_LORA:
mluis 0:45c4f0364ca4 230 {
mluis 0:45c4f0364ca4 231 this->settings.LoRa.Bandwidth = bandwidth;
mluis 0:45c4f0364ca4 232 this->settings.LoRa.Datarate = datarate;
mluis 0:45c4f0364ca4 233 this->settings.LoRa.Coderate = coderate;
mluis 0:45c4f0364ca4 234 this->settings.LoRa.PreambleLen = preambleLen;
mluis 0:45c4f0364ca4 235 this->settings.LoRa.FixLen = fixLen;
mluis 0:45c4f0364ca4 236 this->settings.LoRa.PayloadLen = payloadLen;
mluis 0:45c4f0364ca4 237 this->settings.LoRa.CrcOn = crcOn;
mluis 0:45c4f0364ca4 238 this->settings.LoRa.FreqHopOn = freqHopOn;
mluis 0:45c4f0364ca4 239 this->settings.LoRa.HopPeriod = hopPeriod;
mluis 0:45c4f0364ca4 240 this->settings.LoRa.IqInverted = iqInverted;
mluis 0:45c4f0364ca4 241 this->settings.LoRa.RxContinuous = rxContinuous;
mluis 0:45c4f0364ca4 242
mluis 0:45c4f0364ca4 243 if( datarate > 12 )
mluis 0:45c4f0364ca4 244 {
mluis 0:45c4f0364ca4 245 datarate = 12;
mluis 0:45c4f0364ca4 246 }
mluis 0:45c4f0364ca4 247 else if( datarate < 6 )
mluis 0:45c4f0364ca4 248 {
mluis 0:45c4f0364ca4 249 datarate = 6;
mluis 0:45c4f0364ca4 250 }
mluis 4:90bd79f1b458 251
mluis 0:45c4f0364ca4 252 if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
mluis 0:45c4f0364ca4 253 ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
mluis 0:45c4f0364ca4 254 {
mluis 0:45c4f0364ca4 255 this->settings.LoRa.LowDatarateOptimize = 0x01;
mluis 0:45c4f0364ca4 256 }
mluis 0:45c4f0364ca4 257 else
mluis 0:45c4f0364ca4 258 {
mluis 0:45c4f0364ca4 259 this->settings.LoRa.LowDatarateOptimize = 0x00;
mluis 0:45c4f0364ca4 260 }
mluis 0:45c4f0364ca4 261
mluis 4:90bd79f1b458 262 Write( REG_LR_MODEMCONFIG1,
mluis 0:45c4f0364ca4 263 ( Read( REG_LR_MODEMCONFIG1 ) &
mluis 0:45c4f0364ca4 264 RFLR_MODEMCONFIG1_BW_MASK &
mluis 0:45c4f0364ca4 265 RFLR_MODEMCONFIG1_CODINGRATE_MASK &
mluis 0:45c4f0364ca4 266 RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK &
mluis 0:45c4f0364ca4 267 RFLR_MODEMCONFIG1_RXPAYLOADCRC_MASK &
mluis 0:45c4f0364ca4 268 RFLR_MODEMCONFIG1_LOWDATARATEOPTIMIZE_MASK ) |
mluis 4:90bd79f1b458 269 ( bandwidth << 6 ) | ( coderate << 3 ) |
mluis 0:45c4f0364ca4 270 ( fixLen << 2 ) | ( crcOn << 1 ) |
mluis 0:45c4f0364ca4 271 this->settings.LoRa.LowDatarateOptimize );
mluis 0:45c4f0364ca4 272
mluis 0:45c4f0364ca4 273 Write( REG_LR_MODEMCONFIG2,
mluis 0:45c4f0364ca4 274 ( Read( REG_LR_MODEMCONFIG2 ) &
mluis 0:45c4f0364ca4 275 RFLR_MODEMCONFIG2_SF_MASK &
mluis 0:45c4f0364ca4 276 RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
mluis 0:45c4f0364ca4 277 ( datarate << 4 ) |
mluis 0:45c4f0364ca4 278 ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
mluis 0:45c4f0364ca4 279
mluis 0:45c4f0364ca4 280 Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
mluis 4:90bd79f1b458 281
mluis 0:45c4f0364ca4 282 Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
mluis 0:45c4f0364ca4 283 Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
mluis 0:45c4f0364ca4 284
mluis 0:45c4f0364ca4 285 if( fixLen == 1 )
mluis 0:45c4f0364ca4 286 {
mluis 0:45c4f0364ca4 287 Write( REG_LR_PAYLOADLENGTH, payloadLen );
mluis 0:45c4f0364ca4 288 }
mluis 0:45c4f0364ca4 289
mluis 0:45c4f0364ca4 290 if( this->settings.LoRa.FreqHopOn == true )
mluis 0:45c4f0364ca4 291 {
mluis 0:45c4f0364ca4 292 Write( REG_LR_PLLHOP, ( Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
mluis 0:45c4f0364ca4 293 Write( REG_LR_HOPPERIOD, this->settings.LoRa.HopPeriod );
mluis 0:45c4f0364ca4 294 }
mluis 0:45c4f0364ca4 295
mluis 0:45c4f0364ca4 296 if( datarate == 6 )
mluis 0:45c4f0364ca4 297 {
mluis 4:90bd79f1b458 298 Write( REG_LR_DETECTOPTIMIZE,
mluis 0:45c4f0364ca4 299 ( Read( REG_LR_DETECTOPTIMIZE ) &
mluis 0:45c4f0364ca4 300 RFLR_DETECTIONOPTIMIZE_MASK ) |
mluis 0:45c4f0364ca4 301 RFLR_DETECTIONOPTIMIZE_SF6 );
mluis 4:90bd79f1b458 302 Write( REG_LR_DETECTIONTHRESHOLD,
mluis 0:45c4f0364ca4 303 RFLR_DETECTIONTHRESH_SF6 );
mluis 0:45c4f0364ca4 304 }
mluis 0:45c4f0364ca4 305 else
mluis 0:45c4f0364ca4 306 {
mluis 0:45c4f0364ca4 307 Write( REG_LR_DETECTOPTIMIZE,
mluis 0:45c4f0364ca4 308 ( Read( REG_LR_DETECTOPTIMIZE ) &
mluis 0:45c4f0364ca4 309 RFLR_DETECTIONOPTIMIZE_MASK ) |
mluis 0:45c4f0364ca4 310 RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12 );
mluis 4:90bd79f1b458 311 Write( REG_LR_DETECTIONTHRESHOLD,
mluis 0:45c4f0364ca4 312 RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
mluis 0:45c4f0364ca4 313 }
mluis 0:45c4f0364ca4 314 }
mluis 0:45c4f0364ca4 315 break;
mluis 0:45c4f0364ca4 316 }
mluis 0:45c4f0364ca4 317 }
mluis 0:45c4f0364ca4 318 #if defined ( TARGET_MOTE_L152RC )
mluis 0:45c4f0364ca4 319 /* PD_2=0 PD_2=1
mluis 0:45c4f0364ca4 320 op PaB rfo rfo
mluis 0:45c4f0364ca4 321 0 4.6 18.5 27.0
mluis 0:45c4f0364ca4 322 1 5.6 21.1 28.1
mluis 0:45c4f0364ca4 323 2 6.7 23.3 29.1
mluis 0:45c4f0364ca4 324 3 7.7 25.3 30.1
mluis 0:45c4f0364ca4 325 4 8.8 26.2 30.7
mluis 0:45c4f0364ca4 326 5 9.8 27.3 31.2
mluis 0:45c4f0364ca4 327 6 10.7 28.1 31.6
mluis 0:45c4f0364ca4 328 7 11.7 28.6 32.2
mluis 0:45c4f0364ca4 329 8 12.8 29.2 32.4
mluis 0:45c4f0364ca4 330 9 13.7 29.9 32.9
mluis 0:45c4f0364ca4 331 10 14.7 30.5 33.1
mluis 0:45c4f0364ca4 332 11 15.6 30.8 33.4
mluis 0:45c4f0364ca4 333 12 16.4 30.9 33.6
mluis 0:45c4f0364ca4 334 13 17.1 31.0 33.7
mluis 0:45c4f0364ca4 335 14 17.8 31.1 33.7
mluis 0:45c4f0364ca4 336 15 18.4 31.1 33.7
mluis 0:45c4f0364ca4 337 */
mluis 0:45c4f0364ca4 338 // txpow: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
mluis 0:45c4f0364ca4 339 static const uint8_t PaBTable[20] = { 0, 0, 0, 0, 0, 1, 2, 3, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15 };
mluis 0:45c4f0364ca4 340
mluis 0:45c4f0364ca4 341 // txpow: 20 21 22 23 24 25 26 27 28 29 30
mluis 0:45c4f0364ca4 342 static const uint8_t RfoTable[11] = { 1, 1, 1, 2, 2, 3, 4, 5, 6, 8, 9 };
mluis 0:45c4f0364ca4 343 #endif
mluis 0:45c4f0364ca4 344
mluis 4:90bd79f1b458 345 void SX1272::SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
mluis 0:45c4f0364ca4 346 uint32_t bandwidth, uint32_t datarate,
mluis 0:45c4f0364ca4 347 uint8_t coderate, uint16_t preambleLen,
mluis 4:90bd79f1b458 348 bool fixLen, bool crcOn, bool freqHopOn,
mluis 0:45c4f0364ca4 349 uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
mluis 0:45c4f0364ca4 350 {
mluis 0:45c4f0364ca4 351 uint8_t paConfig = 0;
mluis 0:45c4f0364ca4 352 uint8_t paDac = 0;
mluis 0:45c4f0364ca4 353
mluis 0:45c4f0364ca4 354 SetModem( modem );
mluis 4:90bd79f1b458 355
mluis 0:45c4f0364ca4 356 paConfig = Read( REG_PACONFIG );
mluis 0:45c4f0364ca4 357 paDac = Read( REG_PADAC );
mluis 0:45c4f0364ca4 358
mluis 0:45c4f0364ca4 359 #if defined ( TARGET_MOTE_L152RC )
mluis 0:45c4f0364ca4 360 if( power > 19 )
mluis 0:45c4f0364ca4 361 {
mluis 0:45c4f0364ca4 362 paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | RF_PACONFIG_PASELECT_RFO;
mluis 0:45c4f0364ca4 363 paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | RfoTable[power - 20];
mluis 0:45c4f0364ca4 364 }
mluis 0:45c4f0364ca4 365 else
mluis 0:45c4f0364ca4 366 {
mluis 0:45c4f0364ca4 367 paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | RF_PACONFIG_PASELECT_PABOOST;
mluis 0:45c4f0364ca4 368 paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | PaBTable[power];
mluis 0:45c4f0364ca4 369 }
mluis 0:45c4f0364ca4 370 #else
mluis 0:45c4f0364ca4 371 paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | GetPaSelect( this->settings.Channel );
mluis 0:45c4f0364ca4 372
mluis 0:45c4f0364ca4 373 if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
mluis 0:45c4f0364ca4 374 {
mluis 0:45c4f0364ca4 375 if( power > 17 )
mluis 0:45c4f0364ca4 376 {
mluis 0:45c4f0364ca4 377 paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
mluis 0:45c4f0364ca4 378 }
mluis 0:45c4f0364ca4 379 else
mluis 0:45c4f0364ca4 380 {
mluis 0:45c4f0364ca4 381 paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
mluis 0:45c4f0364ca4 382 }
mluis 0:45c4f0364ca4 383 if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
mluis 0:45c4f0364ca4 384 {
mluis 0:45c4f0364ca4 385 if( power < 5 )
mluis 0:45c4f0364ca4 386 {
mluis 0:45c4f0364ca4 387 power = 5;
mluis 0:45c4f0364ca4 388 }
mluis 0:45c4f0364ca4 389 if( power > 20 )
mluis 0:45c4f0364ca4 390 {
mluis 0:45c4f0364ca4 391 power = 20;
mluis 0:45c4f0364ca4 392 }
mluis 0:45c4f0364ca4 393 paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
mluis 0:45c4f0364ca4 394 }
mluis 0:45c4f0364ca4 395 else
mluis 0:45c4f0364ca4 396 {
mluis 0:45c4f0364ca4 397 if( power < 2 )
mluis 0:45c4f0364ca4 398 {
mluis 0:45c4f0364ca4 399 power = 2;
mluis 0:45c4f0364ca4 400 }
mluis 0:45c4f0364ca4 401 if( power > 17 )
mluis 0:45c4f0364ca4 402 {
mluis 0:45c4f0364ca4 403 power = 17;
mluis 0:45c4f0364ca4 404 }
mluis 0:45c4f0364ca4 405 paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
mluis 0:45c4f0364ca4 406 }
mluis 0:45c4f0364ca4 407 }
mluis 0:45c4f0364ca4 408 else
mluis 0:45c4f0364ca4 409 {
mluis 0:45c4f0364ca4 410 if( power < -1 )
mluis 0:45c4f0364ca4 411 {
mluis 0:45c4f0364ca4 412 power = -1;
mluis 0:45c4f0364ca4 413 }
mluis 0:45c4f0364ca4 414 if( power > 14 )
mluis 0:45c4f0364ca4 415 {
mluis 0:45c4f0364ca4 416 power = 14;
mluis 0:45c4f0364ca4 417 }
mluis 0:45c4f0364ca4 418 paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
mluis 0:45c4f0364ca4 419 }
mluis 0:45c4f0364ca4 420 #endif
mluis 0:45c4f0364ca4 421 Write( REG_PACONFIG, paConfig );
mluis 0:45c4f0364ca4 422 Write( REG_PADAC, paDac );
mluis 0:45c4f0364ca4 423
mluis 0:45c4f0364ca4 424 switch( modem )
mluis 0:45c4f0364ca4 425 {
mluis 0:45c4f0364ca4 426 case MODEM_FSK:
mluis 0:45c4f0364ca4 427 {
mluis 0:45c4f0364ca4 428 this->settings.Fsk.Power = power;
mluis 0:45c4f0364ca4 429 this->settings.Fsk.Fdev = fdev;
mluis 0:45c4f0364ca4 430 this->settings.Fsk.Bandwidth = bandwidth;
mluis 0:45c4f0364ca4 431 this->settings.Fsk.Datarate = datarate;
mluis 0:45c4f0364ca4 432 this->settings.Fsk.PreambleLen = preambleLen;
mluis 0:45c4f0364ca4 433 this->settings.Fsk.FixLen = fixLen;
mluis 0:45c4f0364ca4 434 this->settings.Fsk.CrcOn = crcOn;
mluis 0:45c4f0364ca4 435 this->settings.Fsk.IqInverted = iqInverted;
mluis 0:45c4f0364ca4 436 this->settings.Fsk.TxTimeout = timeout;
mluis 4:90bd79f1b458 437
mluis 0:45c4f0364ca4 438 fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
mluis 0:45c4f0364ca4 439 Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
mluis 0:45c4f0364ca4 440 Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
mluis 0:45c4f0364ca4 441
mluis 0:45c4f0364ca4 442 datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
mluis 0:45c4f0364ca4 443 Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
mluis 0:45c4f0364ca4 444 Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
mluis 0:45c4f0364ca4 445
mluis 0:45c4f0364ca4 446 Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
mluis 0:45c4f0364ca4 447 Write( REG_PREAMBLELSB, preambleLen & 0xFF );
mluis 0:45c4f0364ca4 448
mluis 0:45c4f0364ca4 449 Write( REG_PACKETCONFIG1,
mluis 4:90bd79f1b458 450 ( Read( REG_PACKETCONFIG1 ) &
mluis 0:45c4f0364ca4 451 RF_PACKETCONFIG1_CRC_MASK &
mluis 0:45c4f0364ca4 452 RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
mluis 0:45c4f0364ca4 453 ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
mluis 0:45c4f0364ca4 454 ( crcOn << 4 ) );
mluis 4:90bd79f1b458 455
mluis 0:45c4f0364ca4 456 }
mluis 0:45c4f0364ca4 457 break;
mluis 0:45c4f0364ca4 458 case MODEM_LORA:
mluis 0:45c4f0364ca4 459 {
mluis 0:45c4f0364ca4 460 this->settings.LoRa.Power = power;
mluis 0:45c4f0364ca4 461 this->settings.LoRa.Bandwidth = bandwidth;
mluis 0:45c4f0364ca4 462 this->settings.LoRa.Datarate = datarate;
mluis 0:45c4f0364ca4 463 this->settings.LoRa.Coderate = coderate;
mluis 0:45c4f0364ca4 464 this->settings.LoRa.PreambleLen = preambleLen;
mluis 0:45c4f0364ca4 465 this->settings.LoRa.FixLen = fixLen;
mluis 0:45c4f0364ca4 466 this->settings.LoRa.FreqHopOn = freqHopOn;
mluis 0:45c4f0364ca4 467 this->settings.LoRa.HopPeriod = hopPeriod;
mluis 0:45c4f0364ca4 468 this->settings.LoRa.CrcOn = crcOn;
mluis 0:45c4f0364ca4 469 this->settings.LoRa.IqInverted = iqInverted;
mluis 0:45c4f0364ca4 470 this->settings.LoRa.TxTimeout = timeout;
mluis 0:45c4f0364ca4 471
mluis 0:45c4f0364ca4 472 if( datarate > 12 )
mluis 0:45c4f0364ca4 473 {
mluis 0:45c4f0364ca4 474 datarate = 12;
mluis 0:45c4f0364ca4 475 }
mluis 0:45c4f0364ca4 476 else if( datarate < 6 )
mluis 0:45c4f0364ca4 477 {
mluis 0:45c4f0364ca4 478 datarate = 6;
mluis 0:45c4f0364ca4 479 }
mluis 0:45c4f0364ca4 480 if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
mluis 0:45c4f0364ca4 481 ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
mluis 0:45c4f0364ca4 482 {
mluis 0:45c4f0364ca4 483 this->settings.LoRa.LowDatarateOptimize = 0x01;
mluis 0:45c4f0364ca4 484 }
mluis 0:45c4f0364ca4 485 else
mluis 0:45c4f0364ca4 486 {
mluis 0:45c4f0364ca4 487 this->settings.LoRa.LowDatarateOptimize = 0x00;
mluis 0:45c4f0364ca4 488 }
mluis 0:45c4f0364ca4 489
mluis 0:45c4f0364ca4 490 if( this->settings.LoRa.FreqHopOn == true )
mluis 0:45c4f0364ca4 491 {
mluis 0:45c4f0364ca4 492 Write( REG_LR_PLLHOP, ( Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
mluis 0:45c4f0364ca4 493 Write( REG_LR_HOPPERIOD, this->settings.LoRa.HopPeriod );
mluis 0:45c4f0364ca4 494 }
mluis 0:45c4f0364ca4 495
mluis 4:90bd79f1b458 496 Write( REG_LR_MODEMCONFIG1,
mluis 0:45c4f0364ca4 497 ( Read( REG_LR_MODEMCONFIG1 ) &
mluis 0:45c4f0364ca4 498 RFLR_MODEMCONFIG1_BW_MASK &
mluis 0:45c4f0364ca4 499 RFLR_MODEMCONFIG1_CODINGRATE_MASK &
mluis 0:45c4f0364ca4 500 RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK &
mluis 0:45c4f0364ca4 501 RFLR_MODEMCONFIG1_RXPAYLOADCRC_MASK &
mluis 0:45c4f0364ca4 502 RFLR_MODEMCONFIG1_LOWDATARATEOPTIMIZE_MASK ) |
mluis 4:90bd79f1b458 503 ( bandwidth << 6 ) | ( coderate << 3 ) |
mluis 0:45c4f0364ca4 504 ( fixLen << 2 ) | ( crcOn << 1 ) |
mluis 0:45c4f0364ca4 505 this->settings.LoRa.LowDatarateOptimize );
mluis 0:45c4f0364ca4 506
mluis 0:45c4f0364ca4 507 Write( REG_LR_MODEMCONFIG2,
mluis 0:45c4f0364ca4 508 ( Read( REG_LR_MODEMCONFIG2 ) &
mluis 0:45c4f0364ca4 509 RFLR_MODEMCONFIG2_SF_MASK ) |
mluis 0:45c4f0364ca4 510 ( datarate << 4 ) );
mluis 0:45c4f0364ca4 511
mluis 4:90bd79f1b458 512
mluis 0:45c4f0364ca4 513 Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
mluis 0:45c4f0364ca4 514 Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
mluis 4:90bd79f1b458 515
mluis 0:45c4f0364ca4 516 if( datarate == 6 )
mluis 0:45c4f0364ca4 517 {
mluis 4:90bd79f1b458 518 Write( REG_LR_DETECTOPTIMIZE,
mluis 0:45c4f0364ca4 519 ( Read( REG_LR_DETECTOPTIMIZE ) &
mluis 0:45c4f0364ca4 520 RFLR_DETECTIONOPTIMIZE_MASK ) |
mluis 0:45c4f0364ca4 521 RFLR_DETECTIONOPTIMIZE_SF6 );
mluis 4:90bd79f1b458 522 Write( REG_LR_DETECTIONTHRESHOLD,
mluis 0:45c4f0364ca4 523 RFLR_DETECTIONTHRESH_SF6 );
mluis 0:45c4f0364ca4 524 }
mluis 0:45c4f0364ca4 525 else
mluis 0:45c4f0364ca4 526 {
mluis 0:45c4f0364ca4 527 Write( REG_LR_DETECTOPTIMIZE,
mluis 0:45c4f0364ca4 528 ( Read( REG_LR_DETECTOPTIMIZE ) &
mluis 0:45c4f0364ca4 529 RFLR_DETECTIONOPTIMIZE_MASK ) |
mluis 0:45c4f0364ca4 530 RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12 );
mluis 4:90bd79f1b458 531 Write( REG_LR_DETECTIONTHRESHOLD,
mluis 0:45c4f0364ca4 532 RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
mluis 0:45c4f0364ca4 533 }
mluis 0:45c4f0364ca4 534 }
mluis 0:45c4f0364ca4 535 break;
mluis 0:45c4f0364ca4 536 }
mluis 0:45c4f0364ca4 537 }
mluis 0:45c4f0364ca4 538
mluis 0:45c4f0364ca4 539 double SX1272::TimeOnAir( RadioModems_t modem, uint8_t pktLen )
mluis 0:45c4f0364ca4 540 {
mluis 0:45c4f0364ca4 541 uint32_t airTime = 0;
mluis 0:45c4f0364ca4 542
mluis 0:45c4f0364ca4 543 switch( modem )
mluis 0:45c4f0364ca4 544 {
mluis 0:45c4f0364ca4 545 case MODEM_FSK:
mluis 0:45c4f0364ca4 546 {
mluis 0:45c4f0364ca4 547 airTime = rint( ( 8 * ( this->settings.Fsk.PreambleLen +
mluis 0:45c4f0364ca4 548 ( ( Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
mluis 0:45c4f0364ca4 549 ( ( this->settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
mluis 0:45c4f0364ca4 550 ( ( ( Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
mluis 0:45c4f0364ca4 551 pktLen +
mluis 0:45c4f0364ca4 552 ( ( this->settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
mluis 0:45c4f0364ca4 553 this->settings.Fsk.Datarate ) * 1e6 );
mluis 0:45c4f0364ca4 554 }
mluis 0:45c4f0364ca4 555 break;
mluis 0:45c4f0364ca4 556 case MODEM_LORA:
mluis 0:45c4f0364ca4 557 {
mluis 0:45c4f0364ca4 558 double bw = 0.0;
mluis 0:45c4f0364ca4 559 switch( this->settings.LoRa.Bandwidth )
mluis 0:45c4f0364ca4 560 {
mluis 0:45c4f0364ca4 561 case 0: // 125 kHz
mluis 0:45c4f0364ca4 562 bw = 125e3;
mluis 0:45c4f0364ca4 563 break;
mluis 0:45c4f0364ca4 564 case 1: // 250 kHz
mluis 0:45c4f0364ca4 565 bw = 250e3;
mluis 0:45c4f0364ca4 566 break;
mluis 0:45c4f0364ca4 567 case 2: // 500 kHz
mluis 0:45c4f0364ca4 568 bw = 500e3;
mluis 0:45c4f0364ca4 569 break;
mluis 0:45c4f0364ca4 570 }
mluis 0:45c4f0364ca4 571
mluis 0:45c4f0364ca4 572 // Symbol rate : time for one symbol (secs)
mluis 0:45c4f0364ca4 573 double rs = bw / ( 1 << this->settings.LoRa.Datarate );
mluis 0:45c4f0364ca4 574 double ts = 1 / rs;
mluis 0:45c4f0364ca4 575 // time of preamble
mluis 0:45c4f0364ca4 576 double tPreamble = ( this->settings.LoRa.PreambleLen + 4.25 ) * ts;
mluis 0:45c4f0364ca4 577 // Symbol length of payload and time
mluis 0:45c4f0364ca4 578 double tmp = ceil( ( 8 * pktLen - 4 * this->settings.LoRa.Datarate +
mluis 0:45c4f0364ca4 579 28 + 16 * this->settings.LoRa.CrcOn -
mluis 0:45c4f0364ca4 580 ( this->settings.LoRa.FixLen ? 20 : 0 ) ) /
mluis 0:45c4f0364ca4 581 ( double )( 4 * this->settings.LoRa.Datarate -
mluis 0:45c4f0364ca4 582 ( ( this->settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) *
mluis 0:45c4f0364ca4 583 ( this->settings.LoRa.Coderate + 4 );
mluis 0:45c4f0364ca4 584 double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
mluis 0:45c4f0364ca4 585 double tPayload = nPayload * ts;
mluis 4:90bd79f1b458 586 // Time on air
mluis 0:45c4f0364ca4 587 double tOnAir = tPreamble + tPayload;
mluis 0:45c4f0364ca4 588 // return us secs
mluis 0:45c4f0364ca4 589 airTime = floor( tOnAir * 1e6 + 0.999 );
mluis 0:45c4f0364ca4 590 }
mluis 0:45c4f0364ca4 591 break;
mluis 0:45c4f0364ca4 592 }
mluis 0:45c4f0364ca4 593 return airTime;
mluis 0:45c4f0364ca4 594 }
mluis 0:45c4f0364ca4 595
mluis 0:45c4f0364ca4 596 void SX1272::Send( uint8_t *buffer, uint8_t size )
mluis 0:45c4f0364ca4 597 {
mluis 0:45c4f0364ca4 598 uint32_t txTimeout = 0;
mluis 0:45c4f0364ca4 599
mluis 0:45c4f0364ca4 600 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 601 {
mluis 0:45c4f0364ca4 602 case MODEM_FSK:
mluis 0:45c4f0364ca4 603 {
mluis 0:45c4f0364ca4 604 this->settings.FskPacketHandler.NbBytes = 0;
mluis 0:45c4f0364ca4 605 this->settings.FskPacketHandler.Size = size;
mluis 0:45c4f0364ca4 606
mluis 0:45c4f0364ca4 607 if( this->settings.Fsk.FixLen == false )
mluis 0:45c4f0364ca4 608 {
mluis 0:45c4f0364ca4 609 WriteFifo( ( uint8_t* )&size, 1 );
mluis 0:45c4f0364ca4 610 }
mluis 0:45c4f0364ca4 611 else
mluis 0:45c4f0364ca4 612 {
mluis 0:45c4f0364ca4 613 Write( REG_PAYLOADLENGTH, size );
mluis 4:90bd79f1b458 614 }
mluis 4:90bd79f1b458 615
mluis 0:45c4f0364ca4 616 if( ( size > 0 ) && ( size <= 64 ) )
mluis 0:45c4f0364ca4 617 {
mluis 0:45c4f0364ca4 618 this->settings.FskPacketHandler.ChunkSize = size;
mluis 0:45c4f0364ca4 619 }
mluis 0:45c4f0364ca4 620 else
mluis 0:45c4f0364ca4 621 {
GregCr 3:5baff45eb3c5 622 memcpy( rxtxBuffer, buffer, size );
mluis 0:45c4f0364ca4 623 this->settings.FskPacketHandler.ChunkSize = 32;
mluis 0:45c4f0364ca4 624 }
mluis 0:45c4f0364ca4 625
mluis 0:45c4f0364ca4 626 // Write payload buffer
mluis 0:45c4f0364ca4 627 WriteFifo( buffer, this->settings.FskPacketHandler.ChunkSize );
mluis 0:45c4f0364ca4 628 this->settings.FskPacketHandler.NbBytes += this->settings.FskPacketHandler.ChunkSize;
mluis 0:45c4f0364ca4 629 txTimeout = this->settings.Fsk.TxTimeout;
mluis 0:45c4f0364ca4 630 }
mluis 0:45c4f0364ca4 631 break;
mluis 0:45c4f0364ca4 632 case MODEM_LORA:
mluis 0:45c4f0364ca4 633 {
mluis 0:45c4f0364ca4 634 if( this->settings.LoRa.IqInverted == true )
mluis 0:45c4f0364ca4 635 {
mluis 0:45c4f0364ca4 636 Write( REG_LR_INVERTIQ, ( ( Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
mluis 0:45c4f0364ca4 637 Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
mluis 0:45c4f0364ca4 638 }
mluis 0:45c4f0364ca4 639 else
mluis 0:45c4f0364ca4 640 {
mluis 0:45c4f0364ca4 641 Write( REG_LR_INVERTIQ, ( ( Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
mluis 0:45c4f0364ca4 642 Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
mluis 4:90bd79f1b458 643 }
mluis 4:90bd79f1b458 644
mluis 0:45c4f0364ca4 645 this->settings.LoRaPacketHandler.Size = size;
mluis 0:45c4f0364ca4 646
mluis 0:45c4f0364ca4 647 // Initializes the payload size
mluis 0:45c4f0364ca4 648 Write( REG_LR_PAYLOADLENGTH, size );
mluis 0:45c4f0364ca4 649
mluis 4:90bd79f1b458 650 // Full buffer used for Tx
mluis 0:45c4f0364ca4 651 Write( REG_LR_FIFOTXBASEADDR, 0 );
mluis 0:45c4f0364ca4 652 Write( REG_LR_FIFOADDRPTR, 0 );
mluis 0:45c4f0364ca4 653
mluis 0:45c4f0364ca4 654 // FIFO operations can not take place in Sleep mode
mluis 0:45c4f0364ca4 655 if( ( Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
mluis 0:45c4f0364ca4 656 {
mluis 0:45c4f0364ca4 657 Standby( );
mluis 0:45c4f0364ca4 658 wait_ms( 1 );
mluis 0:45c4f0364ca4 659 }
mluis 0:45c4f0364ca4 660 // Write payload buffer
mluis 0:45c4f0364ca4 661 WriteFifo( buffer, size );
mluis 0:45c4f0364ca4 662 txTimeout = this->settings.LoRa.TxTimeout;
mluis 0:45c4f0364ca4 663 }
mluis 0:45c4f0364ca4 664 break;
mluis 0:45c4f0364ca4 665 }
mluis 0:45c4f0364ca4 666
mluis 0:45c4f0364ca4 667 Tx( txTimeout );
mluis 0:45c4f0364ca4 668 }
mluis 0:45c4f0364ca4 669
mluis 0:45c4f0364ca4 670 void SX1272::Sleep( void )
mluis 0:45c4f0364ca4 671 {
mluis 0:45c4f0364ca4 672 txTimeoutTimer.detach( );
mluis 0:45c4f0364ca4 673 rxTimeoutTimer.detach( );
mluis 0:45c4f0364ca4 674
mluis 0:45c4f0364ca4 675 SetOpMode( RF_OPMODE_SLEEP );
mluis 0:45c4f0364ca4 676 this->settings.State = RF_IDLE;
mluis 0:45c4f0364ca4 677 }
mluis 0:45c4f0364ca4 678
mluis 0:45c4f0364ca4 679 void SX1272::Standby( void )
mluis 0:45c4f0364ca4 680 {
mluis 0:45c4f0364ca4 681 txTimeoutTimer.detach( );
mluis 0:45c4f0364ca4 682 rxTimeoutTimer.detach( );
mluis 0:45c4f0364ca4 683
mluis 0:45c4f0364ca4 684 SetOpMode( RF_OPMODE_STANDBY );
mluis 0:45c4f0364ca4 685 this->settings.State = RF_IDLE;
mluis 0:45c4f0364ca4 686 }
mluis 0:45c4f0364ca4 687
mluis 0:45c4f0364ca4 688 void SX1272::Rx( uint32_t timeout )
mluis 0:45c4f0364ca4 689 {
mluis 0:45c4f0364ca4 690 bool rxContinuous = false;
mluis 0:45c4f0364ca4 691
mluis 0:45c4f0364ca4 692 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 693 {
mluis 0:45c4f0364ca4 694 case MODEM_FSK:
mluis 0:45c4f0364ca4 695 {
mluis 0:45c4f0364ca4 696 rxContinuous = this->settings.Fsk.RxContinuous;
mluis 4:90bd79f1b458 697
mluis 0:45c4f0364ca4 698 // DIO0=PayloadReady
mluis 0:45c4f0364ca4 699 // DIO1=FifoLevel
mluis 0:45c4f0364ca4 700 // DIO2=SyncAddr
mluis 0:45c4f0364ca4 701 // DIO3=FifoEmpty
mluis 0:45c4f0364ca4 702 // DIO4=Preamble
mluis 0:45c4f0364ca4 703 // DIO5=ModeReady
mluis 0:45c4f0364ca4 704 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
GregCr 3:5baff45eb3c5 705 RF_DIOMAPPING1_DIO1_MASK &
mluis 0:45c4f0364ca4 706 RF_DIOMAPPING1_DIO2_MASK ) |
mluis 0:45c4f0364ca4 707 RF_DIOMAPPING1_DIO0_00 |
mluis 4:90bd79f1b458 708 RF_DIOMAPPING1_DIO1_00 |
mluis 0:45c4f0364ca4 709 RF_DIOMAPPING1_DIO2_11 );
mluis 4:90bd79f1b458 710
mluis 0:45c4f0364ca4 711 Write( REG_DIOMAPPING2, ( Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
mluis 4:90bd79f1b458 712 RF_DIOMAPPING2_MAP_MASK ) |
mluis 0:45c4f0364ca4 713 RF_DIOMAPPING2_DIO4_11 |
mluis 0:45c4f0364ca4 714 RF_DIOMAPPING2_MAP_PREAMBLEDETECT );
mluis 4:90bd79f1b458 715
mluis 0:45c4f0364ca4 716 this->settings.FskPacketHandler.FifoThresh = Read( REG_FIFOTHRESH ) & 0x3F;
mluis 4:90bd79f1b458 717
mluis 4:90bd79f1b458 718 Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
mluis 4:90bd79f1b458 719
mluis 0:45c4f0364ca4 720 this->settings.FskPacketHandler.PreambleDetected = false;
mluis 0:45c4f0364ca4 721 this->settings.FskPacketHandler.SyncWordDetected = false;
mluis 0:45c4f0364ca4 722 this->settings.FskPacketHandler.NbBytes = 0;
mluis 0:45c4f0364ca4 723 this->settings.FskPacketHandler.Size = 0;
mluis 0:45c4f0364ca4 724 }
mluis 0:45c4f0364ca4 725 break;
mluis 0:45c4f0364ca4 726 case MODEM_LORA:
mluis 0:45c4f0364ca4 727 {
mluis 0:45c4f0364ca4 728 if( this->settings.LoRa.IqInverted == true )
mluis 0:45c4f0364ca4 729 {
mluis 0:45c4f0364ca4 730 Write( REG_LR_INVERTIQ, ( ( Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
mluis 0:45c4f0364ca4 731 Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
mluis 0:45c4f0364ca4 732 }
mluis 0:45c4f0364ca4 733 else
mluis 0:45c4f0364ca4 734 {
mluis 0:45c4f0364ca4 735 Write( REG_LR_INVERTIQ, ( ( Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
mluis 0:45c4f0364ca4 736 Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
mluis 4:90bd79f1b458 737 }
mluis 4:90bd79f1b458 738
mluis 0:45c4f0364ca4 739 rxContinuous = this->settings.LoRa.RxContinuous;
mluis 4:90bd79f1b458 740
mluis 0:45c4f0364ca4 741 if( this->settings.LoRa.FreqHopOn == true )
mluis 0:45c4f0364ca4 742 {
mluis 0:45c4f0364ca4 743 Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
mluis 0:45c4f0364ca4 744 //RFLR_IRQFLAGS_RXDONE |
mluis 0:45c4f0364ca4 745 //RFLR_IRQFLAGS_PAYLOADCRCERROR |
mluis 0:45c4f0364ca4 746 RFLR_IRQFLAGS_VALIDHEADER |
mluis 0:45c4f0364ca4 747 RFLR_IRQFLAGS_TXDONE |
mluis 0:45c4f0364ca4 748 RFLR_IRQFLAGS_CADDONE |
mluis 0:45c4f0364ca4 749 //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
mluis 0:45c4f0364ca4 750 RFLR_IRQFLAGS_CADDETECTED );
mluis 4:90bd79f1b458 751
mluis 0:45c4f0364ca4 752 // DIO0=RxDone, DIO2=FhssChangeChannel
mluis 0:45c4f0364ca4 753 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
mluis 0:45c4f0364ca4 754 }
mluis 0:45c4f0364ca4 755 else
mluis 0:45c4f0364ca4 756 {
mluis 0:45c4f0364ca4 757 Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
mluis 0:45c4f0364ca4 758 //RFLR_IRQFLAGS_RXDONE |
mluis 0:45c4f0364ca4 759 //RFLR_IRQFLAGS_PAYLOADCRCERROR |
mluis 0:45c4f0364ca4 760 RFLR_IRQFLAGS_VALIDHEADER |
mluis 0:45c4f0364ca4 761 RFLR_IRQFLAGS_TXDONE |
mluis 0:45c4f0364ca4 762 RFLR_IRQFLAGS_CADDONE |
mluis 0:45c4f0364ca4 763 RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
mluis 0:45c4f0364ca4 764 RFLR_IRQFLAGS_CADDETECTED );
mluis 4:90bd79f1b458 765
mluis 0:45c4f0364ca4 766 // DIO0=RxDone
mluis 0:45c4f0364ca4 767 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
mluis 0:45c4f0364ca4 768 }
mluis 0:45c4f0364ca4 769 Write( REG_LR_FIFORXBASEADDR, 0 );
mluis 0:45c4f0364ca4 770 Write( REG_LR_FIFOADDRPTR, 0 );
mluis 0:45c4f0364ca4 771 }
mluis 0:45c4f0364ca4 772 break;
mluis 0:45c4f0364ca4 773 }
mluis 0:45c4f0364ca4 774
GregCr 3:5baff45eb3c5 775 memset( rxtxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
mluis 0:45c4f0364ca4 776
mluis 0:45c4f0364ca4 777 this->settings.State = RF_RX_RUNNING;
mluis 0:45c4f0364ca4 778 if( timeout != 0 )
mluis 0:45c4f0364ca4 779 {
mluis 0:45c4f0364ca4 780 rxTimeoutTimer.attach_us( this, &SX1272::OnTimeoutIrq, timeout );
mluis 0:45c4f0364ca4 781 }
mluis 0:45c4f0364ca4 782
mluis 0:45c4f0364ca4 783 if( this->settings.Modem == MODEM_FSK )
mluis 0:45c4f0364ca4 784 {
mluis 0:45c4f0364ca4 785 SetOpMode( RF_OPMODE_RECEIVER );
mluis 4:90bd79f1b458 786
mluis 0:45c4f0364ca4 787 if( rxContinuous == false )
mluis 0:45c4f0364ca4 788 {
mluis 4:90bd79f1b458 789 rxTimeoutSyncWord.attach_us( this, &SX1272::OnTimeoutIrq, ceil( ( 8.0 * ( this->settings.Fsk.PreambleLen +
mluis 4:90bd79f1b458 790 ( ( Read( REG_SYNCCONFIG ) &
mluis 4:90bd79f1b458 791 ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
mluis 4:90bd79f1b458 792 1.0 ) + 10.0 ) /
mluis 4:90bd79f1b458 793 ( double )this->settings.Fsk.Datarate ) * 1e6 ) + 4000 );
mluis 0:45c4f0364ca4 794 }
mluis 0:45c4f0364ca4 795 }
mluis 0:45c4f0364ca4 796 else
mluis 0:45c4f0364ca4 797 {
mluis 0:45c4f0364ca4 798 if( rxContinuous == true )
mluis 0:45c4f0364ca4 799 {
mluis 0:45c4f0364ca4 800 SetOpMode( RFLR_OPMODE_RECEIVER );
mluis 0:45c4f0364ca4 801 }
mluis 0:45c4f0364ca4 802 else
mluis 0:45c4f0364ca4 803 {
mluis 0:45c4f0364ca4 804 SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
mluis 0:45c4f0364ca4 805 }
mluis 0:45c4f0364ca4 806 }
mluis 0:45c4f0364ca4 807 }
mluis 0:45c4f0364ca4 808
mluis 0:45c4f0364ca4 809 void SX1272::Tx( uint32_t timeout )
mluis 0:45c4f0364ca4 810 {
mluis 0:45c4f0364ca4 811
mluis 0:45c4f0364ca4 812 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 813 {
mluis 0:45c4f0364ca4 814 case MODEM_FSK:
mluis 0:45c4f0364ca4 815 {
mluis 0:45c4f0364ca4 816 // DIO0=PacketSent
GregCr 3:5baff45eb3c5 817 // DIO1=FifoEmpty
mluis 0:45c4f0364ca4 818 // DIO2=FifoFull
mluis 0:45c4f0364ca4 819 // DIO3=FifoEmpty
mluis 0:45c4f0364ca4 820 // DIO4=LowBat
mluis 0:45c4f0364ca4 821 // DIO5=ModeReady
mluis 0:45c4f0364ca4 822 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
mluis 4:90bd79f1b458 823 RF_DIOMAPPING1_DIO1_MASK &
mluis 4:90bd79f1b458 824 RF_DIOMAPPING1_DIO2_MASK ) |
mluis 4:90bd79f1b458 825 RF_DIOMAPPING1_DIO1_01 );
mluis 0:45c4f0364ca4 826
mluis 0:45c4f0364ca4 827 Write( REG_DIOMAPPING2, ( Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
mluis 0:45c4f0364ca4 828 RF_DIOMAPPING2_MAP_MASK ) );
mluis 0:45c4f0364ca4 829 this->settings.FskPacketHandler.FifoThresh = Read( REG_FIFOTHRESH ) & 0x3F;
mluis 0:45c4f0364ca4 830 }
mluis 0:45c4f0364ca4 831 break;
mluis 0:45c4f0364ca4 832 case MODEM_LORA:
mluis 0:45c4f0364ca4 833 {
mluis 0:45c4f0364ca4 834 if( this->settings.LoRa.FreqHopOn == true )
mluis 0:45c4f0364ca4 835 {
mluis 0:45c4f0364ca4 836 Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
mluis 0:45c4f0364ca4 837 RFLR_IRQFLAGS_RXDONE |
mluis 0:45c4f0364ca4 838 RFLR_IRQFLAGS_PAYLOADCRCERROR |
mluis 0:45c4f0364ca4 839 RFLR_IRQFLAGS_VALIDHEADER |
mluis 0:45c4f0364ca4 840 //RFLR_IRQFLAGS_TXDONE |
mluis 0:45c4f0364ca4 841 RFLR_IRQFLAGS_CADDONE |
mluis 0:45c4f0364ca4 842 //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
mluis 0:45c4f0364ca4 843 RFLR_IRQFLAGS_CADDETECTED );
mluis 4:90bd79f1b458 844
mluis 0:45c4f0364ca4 845 // DIO0=TxDone, DIO2=FhssChangeChannel
mluis 0:45c4f0364ca4 846 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
mluis 0:45c4f0364ca4 847 }
mluis 0:45c4f0364ca4 848 else
mluis 0:45c4f0364ca4 849 {
mluis 0:45c4f0364ca4 850 Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
mluis 0:45c4f0364ca4 851 RFLR_IRQFLAGS_RXDONE |
mluis 0:45c4f0364ca4 852 RFLR_IRQFLAGS_PAYLOADCRCERROR |
mluis 0:45c4f0364ca4 853 RFLR_IRQFLAGS_VALIDHEADER |
mluis 0:45c4f0364ca4 854 //RFLR_IRQFLAGS_TXDONE |
mluis 0:45c4f0364ca4 855 RFLR_IRQFLAGS_CADDONE |
mluis 0:45c4f0364ca4 856 RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
mluis 0:45c4f0364ca4 857 RFLR_IRQFLAGS_CADDETECTED );
mluis 0:45c4f0364ca4 858
mluis 0:45c4f0364ca4 859 // DIO0=TxDone
mluis 0:45c4f0364ca4 860 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
mluis 0:45c4f0364ca4 861 }
mluis 0:45c4f0364ca4 862 }
mluis 0:45c4f0364ca4 863 break;
mluis 0:45c4f0364ca4 864 }
mluis 0:45c4f0364ca4 865
mluis 0:45c4f0364ca4 866 this->settings.State = RF_TX_RUNNING;
mluis 0:45c4f0364ca4 867 txTimeoutTimer.attach_us( this, &SX1272::OnTimeoutIrq, timeout );
mluis 0:45c4f0364ca4 868 SetOpMode( RF_OPMODE_TRANSMITTER );
mluis 0:45c4f0364ca4 869 }
mluis 0:45c4f0364ca4 870
mluis 0:45c4f0364ca4 871 void SX1272::StartCad( void )
mluis 0:45c4f0364ca4 872 {
mluis 0:45c4f0364ca4 873 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 874 {
mluis 0:45c4f0364ca4 875 case MODEM_FSK:
mluis 0:45c4f0364ca4 876 {
mluis 4:90bd79f1b458 877
mluis 0:45c4f0364ca4 878 }
mluis 0:45c4f0364ca4 879 break;
mluis 0:45c4f0364ca4 880 case MODEM_LORA:
mluis 0:45c4f0364ca4 881 {
mluis 0:45c4f0364ca4 882 Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
mluis 0:45c4f0364ca4 883 RFLR_IRQFLAGS_RXDONE |
mluis 0:45c4f0364ca4 884 RFLR_IRQFLAGS_PAYLOADCRCERROR |
mluis 0:45c4f0364ca4 885 RFLR_IRQFLAGS_VALIDHEADER |
mluis 0:45c4f0364ca4 886 RFLR_IRQFLAGS_TXDONE |
mluis 0:45c4f0364ca4 887 //RFLR_IRQFLAGS_CADDONE |
mluis 0:45c4f0364ca4 888 RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL // |
mluis 4:90bd79f1b458 889 //RFLR_IRQFLAGS_CADDETECTED
mluis 0:45c4f0364ca4 890 );
mluis 4:90bd79f1b458 891
mluis 0:45c4f0364ca4 892 // DIO3=CADDone
mluis 0:45c4f0364ca4 893 Write( REG_DIOMAPPING1, ( Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
mluis 4:90bd79f1b458 894
mluis 0:45c4f0364ca4 895 this->settings.State = RF_CAD;
mluis 0:45c4f0364ca4 896 SetOpMode( RFLR_OPMODE_CAD );
mluis 0:45c4f0364ca4 897 }
mluis 0:45c4f0364ca4 898 break;
mluis 0:45c4f0364ca4 899 default:
mluis 0:45c4f0364ca4 900 break;
mluis 0:45c4f0364ca4 901 }
mluis 0:45c4f0364ca4 902 }
mluis 0:45c4f0364ca4 903
mluis 0:45c4f0364ca4 904 int16_t SX1272::GetRssi( RadioModems_t modem )
mluis 0:45c4f0364ca4 905 {
mluis 0:45c4f0364ca4 906 int16_t rssi = 0;
mluis 0:45c4f0364ca4 907
mluis 0:45c4f0364ca4 908 switch( modem )
mluis 0:45c4f0364ca4 909 {
mluis 0:45c4f0364ca4 910 case MODEM_FSK:
mluis 0:45c4f0364ca4 911 rssi = -( Read( REG_RSSIVALUE ) >> 1 );
mluis 0:45c4f0364ca4 912 break;
mluis 0:45c4f0364ca4 913 case MODEM_LORA:
mluis 0:45c4f0364ca4 914 rssi = RSSI_OFFSET + Read( REG_LR_RSSIVALUE );
mluis 0:45c4f0364ca4 915 break;
mluis 0:45c4f0364ca4 916 default:
mluis 0:45c4f0364ca4 917 rssi = -1;
mluis 0:45c4f0364ca4 918 break;
mluis 0:45c4f0364ca4 919 }
mluis 0:45c4f0364ca4 920 return rssi;
mluis 0:45c4f0364ca4 921 }
mluis 0:45c4f0364ca4 922
mluis 0:45c4f0364ca4 923 void SX1272::SetOpMode( uint8_t opMode )
mluis 0:45c4f0364ca4 924 {
ubhat 5:e90cbf646eb1 925 currentOpMode = opMode; // Update global variable
ubhat 5:e90cbf646eb1 926
mluis 4:90bd79f1b458 927 if( opMode == RF_OPMODE_SLEEP )
mluis 0:45c4f0364ca4 928 {
mluis 4:90bd79f1b458 929 SetAntSwLowPower( true );
mluis 4:90bd79f1b458 930 }
mluis 4:90bd79f1b458 931 else
mluis 4:90bd79f1b458 932 {
mluis 4:90bd79f1b458 933 SetAntSwLowPower( false );
mluis 4:90bd79f1b458 934 if( opMode == RF_OPMODE_TRANSMITTER )
mluis 0:45c4f0364ca4 935 {
mluis 4:90bd79f1b458 936 SetAntSw( 1 );
mluis 0:45c4f0364ca4 937 }
mluis 0:45c4f0364ca4 938 else
mluis 0:45c4f0364ca4 939 {
mluis 4:90bd79f1b458 940 SetAntSw( 0 );
mluis 0:45c4f0364ca4 941 }
mluis 0:45c4f0364ca4 942 }
mluis 4:90bd79f1b458 943 Write( REG_OPMODE, ( Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
mluis 0:45c4f0364ca4 944 }
mluis 0:45c4f0364ca4 945
mluis 0:45c4f0364ca4 946 void SX1272::SetModem( RadioModems_t modem )
mluis 0:45c4f0364ca4 947 {
mluis 0:45c4f0364ca4 948 if( this->settings.Modem == modem )
mluis 0:45c4f0364ca4 949 {
mluis 0:45c4f0364ca4 950 return;
mluis 0:45c4f0364ca4 951 }
mluis 0:45c4f0364ca4 952
mluis 0:45c4f0364ca4 953 this->settings.Modem = modem;
mluis 0:45c4f0364ca4 954 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 955 {
mluis 0:45c4f0364ca4 956 default:
mluis 0:45c4f0364ca4 957 case MODEM_FSK:
mluis 0:45c4f0364ca4 958 SetOpMode( RF_OPMODE_SLEEP );
mluis 0:45c4f0364ca4 959 Write( REG_OPMODE, ( Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
mluis 0:45c4f0364ca4 960
mluis 0:45c4f0364ca4 961 Write( REG_DIOMAPPING1, 0x00 );
mluis 0:45c4f0364ca4 962 Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
mluis 0:45c4f0364ca4 963 break;
mluis 0:45c4f0364ca4 964 case MODEM_LORA:
mluis 0:45c4f0364ca4 965 SetOpMode( RF_OPMODE_SLEEP );
mluis 0:45c4f0364ca4 966 Write( REG_OPMODE, ( Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
mluis 0:45c4f0364ca4 967
mluis 0:45c4f0364ca4 968 Write( REG_DIOMAPPING1, 0x00 );
mluis 0:45c4f0364ca4 969 Write( REG_DIOMAPPING2, 0x00 );
mluis 0:45c4f0364ca4 970 break;
mluis 0:45c4f0364ca4 971 }
mluis 0:45c4f0364ca4 972 }
mluis 0:45c4f0364ca4 973
mluis 0:45c4f0364ca4 974 void SX1272::SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
mluis 0:45c4f0364ca4 975 {
mluis 0:45c4f0364ca4 976 this->SetModem( modem );
mluis 0:45c4f0364ca4 977
mluis 0:45c4f0364ca4 978 switch( modem )
mluis 0:45c4f0364ca4 979 {
mluis 0:45c4f0364ca4 980 case MODEM_FSK:
mluis 0:45c4f0364ca4 981 if( this->settings.Fsk.FixLen == false )
mluis 0:45c4f0364ca4 982 {
mluis 0:45c4f0364ca4 983 this->Write( REG_PAYLOADLENGTH, max );
mluis 0:45c4f0364ca4 984 }
mluis 0:45c4f0364ca4 985 break;
mluis 0:45c4f0364ca4 986 case MODEM_LORA:
mluis 0:45c4f0364ca4 987 this->Write( REG_LR_PAYLOADMAXLENGTH, max );
mluis 0:45c4f0364ca4 988 break;
mluis 0:45c4f0364ca4 989 }
mluis 0:45c4f0364ca4 990 }
mluis 0:45c4f0364ca4 991
mluis 0:45c4f0364ca4 992 void SX1272::OnTimeoutIrq( void )
mluis 0:45c4f0364ca4 993 {
mluis 0:45c4f0364ca4 994 switch( this->settings.State )
mluis 0:45c4f0364ca4 995 {
mluis 0:45c4f0364ca4 996 case RF_RX_RUNNING:
mluis 0:45c4f0364ca4 997 if( this->settings.Modem == MODEM_FSK )
mluis 0:45c4f0364ca4 998 {
mluis 0:45c4f0364ca4 999 this->settings.FskPacketHandler.PreambleDetected = false;
mluis 0:45c4f0364ca4 1000 this->settings.FskPacketHandler.SyncWordDetected = false;
mluis 0:45c4f0364ca4 1001 this->settings.FskPacketHandler.NbBytes = 0;
mluis 0:45c4f0364ca4 1002 this->settings.FskPacketHandler.Size = 0;
mluis 0:45c4f0364ca4 1003
mluis 0:45c4f0364ca4 1004 // Clear Irqs
mluis 4:90bd79f1b458 1005 Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
mluis 0:45c4f0364ca4 1006 RF_IRQFLAGS1_PREAMBLEDETECT |
mluis 0:45c4f0364ca4 1007 RF_IRQFLAGS1_SYNCADDRESSMATCH );
mluis 0:45c4f0364ca4 1008 Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
mluis 0:45c4f0364ca4 1009
mluis 0:45c4f0364ca4 1010 if( this->settings.Fsk.RxContinuous == true )
mluis 0:45c4f0364ca4 1011 {
mluis 0:45c4f0364ca4 1012 // Continuous mode restart Rx chain
mluis 0:45c4f0364ca4 1013 Write( REG_RXCONFIG, Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
mluis 4:90bd79f1b458 1014 rxTimeoutSyncWord.attach_us( this, &SX1272::OnTimeoutIrq, ceil( ( 8.0 * ( this->settings.Fsk.PreambleLen +
mluis 4:90bd79f1b458 1015 ( ( Read( REG_SYNCCONFIG ) &
mluis 4:90bd79f1b458 1016 ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
mluis 4:90bd79f1b458 1017 1.0 ) + 10.0 ) /
mluis 4:90bd79f1b458 1018 ( double )this->settings.Fsk.Datarate ) * 1e6 ) + 4000 );
mluis 0:45c4f0364ca4 1019 }
mluis 0:45c4f0364ca4 1020 else
mluis 0:45c4f0364ca4 1021 {
mluis 0:45c4f0364ca4 1022 this->settings.State = RF_IDLE;
mluis 0:45c4f0364ca4 1023 rxTimeoutSyncWord.detach( );
mluis 0:45c4f0364ca4 1024 }
mluis 0:45c4f0364ca4 1025 }
mluis 0:45c4f0364ca4 1026 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->RxTimeout != NULL ) )
mluis 0:45c4f0364ca4 1027 {
mluis 0:45c4f0364ca4 1028 this->RadioEvents->RxTimeout( );
mluis 0:45c4f0364ca4 1029 }
mluis 0:45c4f0364ca4 1030 break;
mluis 0:45c4f0364ca4 1031 case RF_TX_RUNNING:
mluis 0:45c4f0364ca4 1032 this->settings.State = RF_IDLE;
mluis 0:45c4f0364ca4 1033 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->TxTimeout != NULL ) )
mluis 0:45c4f0364ca4 1034 {
mluis 0:45c4f0364ca4 1035 this->RadioEvents->TxTimeout( );
mluis 0:45c4f0364ca4 1036 }
mluis 0:45c4f0364ca4 1037 break;
mluis 0:45c4f0364ca4 1038 default:
mluis 0:45c4f0364ca4 1039 break;
mluis 0:45c4f0364ca4 1040 }
mluis 0:45c4f0364ca4 1041 }
mluis 0:45c4f0364ca4 1042
mluis 0:45c4f0364ca4 1043 void SX1272::OnDio0Irq( void )
mluis 0:45c4f0364ca4 1044 {
mluis 0:45c4f0364ca4 1045 volatile uint8_t irqFlags = 0;
mluis 0:45c4f0364ca4 1046
mluis 0:45c4f0364ca4 1047 switch( this->settings.State )
mluis 4:90bd79f1b458 1048 {
mluis 0:45c4f0364ca4 1049 case RF_RX_RUNNING:
mluis 0:45c4f0364ca4 1050 //TimerStop( &RxTimeoutTimer );
mluis 0:45c4f0364ca4 1051 // RxDone interrupt
mluis 0:45c4f0364ca4 1052 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 1053 {
mluis 0:45c4f0364ca4 1054 case MODEM_FSK:
mluis 0:45c4f0364ca4 1055 if( this->settings.Fsk.CrcOn == true )
mluis 0:45c4f0364ca4 1056 {
mluis 0:45c4f0364ca4 1057 irqFlags = Read( REG_IRQFLAGS2 );
mluis 0:45c4f0364ca4 1058 if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
mluis 0:45c4f0364ca4 1059 {
mluis 0:45c4f0364ca4 1060 // Clear Irqs
mluis 4:90bd79f1b458 1061 Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
mluis 0:45c4f0364ca4 1062 RF_IRQFLAGS1_PREAMBLEDETECT |
mluis 0:45c4f0364ca4 1063 RF_IRQFLAGS1_SYNCADDRESSMATCH );
mluis 0:45c4f0364ca4 1064 Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
mluis 4:90bd79f1b458 1065
mluis 4:90bd79f1b458 1066 rxTimeoutTimer.detach( );
mluis 4:90bd79f1b458 1067
mluis 0:45c4f0364ca4 1068 if( this->settings.Fsk.RxContinuous == false )
mluis 0:45c4f0364ca4 1069 {
mluis 4:90bd79f1b458 1070 rxTimeoutSyncWord.detach( );
mluis 0:45c4f0364ca4 1071 this->settings.State = RF_IDLE;
mluis 0:45c4f0364ca4 1072 }
mluis 0:45c4f0364ca4 1073 else
mluis 0:45c4f0364ca4 1074 {
mluis 0:45c4f0364ca4 1075 // Continuous mode restart Rx chain
mluis 0:45c4f0364ca4 1076 Write( REG_RXCONFIG, Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
mluis 4:90bd79f1b458 1077 rxTimeoutSyncWord.attach_us( this, &SX1272::OnTimeoutIrq, ceil( ( 8.0 * ( this->settings.Fsk.PreambleLen +
mluis 4:90bd79f1b458 1078 ( ( Read( REG_SYNCCONFIG ) &
mluis 4:90bd79f1b458 1079 ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
mluis 4:90bd79f1b458 1080 1.0 ) + 10.0 ) /
mluis 4:90bd79f1b458 1081 ( double )this->settings.Fsk.Datarate ) * 1e6 ) + 4000 );
mluis 0:45c4f0364ca4 1082 }
mluis 4:90bd79f1b458 1083
mluis 4:90bd79f1b458 1084
mluis 0:45c4f0364ca4 1085 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->RxError != NULL ) )
mluis 0:45c4f0364ca4 1086 {
mluis 0:45c4f0364ca4 1087 this->RadioEvents->RxError( );
mluis 0:45c4f0364ca4 1088 }
mluis 0:45c4f0364ca4 1089 this->settings.FskPacketHandler.PreambleDetected = false;
mluis 0:45c4f0364ca4 1090 this->settings.FskPacketHandler.SyncWordDetected = false;
mluis 0:45c4f0364ca4 1091 this->settings.FskPacketHandler.NbBytes = 0;
mluis 0:45c4f0364ca4 1092 this->settings.FskPacketHandler.Size = 0;
mluis 0:45c4f0364ca4 1093 break;
mluis 0:45c4f0364ca4 1094 }
mluis 0:45c4f0364ca4 1095 }
mluis 0:45c4f0364ca4 1096
mluis 0:45c4f0364ca4 1097 // Read received packet size
mluis 0:45c4f0364ca4 1098 if( ( this->settings.FskPacketHandler.Size == 0 ) && ( this->settings.FskPacketHandler.NbBytes == 0 ) )
mluis 0:45c4f0364ca4 1099 {
mluis 0:45c4f0364ca4 1100 if( this->settings.Fsk.FixLen == false )
mluis 0:45c4f0364ca4 1101 {
mluis 0:45c4f0364ca4 1102 ReadFifo( ( uint8_t* )&this->settings.FskPacketHandler.Size, 1 );
mluis 0:45c4f0364ca4 1103 }
mluis 0:45c4f0364ca4 1104 else
mluis 0:45c4f0364ca4 1105 {
mluis 0:45c4f0364ca4 1106 this->settings.FskPacketHandler.Size = Read( REG_PAYLOADLENGTH );
mluis 0:45c4f0364ca4 1107 }
GregCr 3:5baff45eb3c5 1108 ReadFifo( rxtxBuffer + this->settings.FskPacketHandler.NbBytes, this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
mluis 0:45c4f0364ca4 1109 this->settings.FskPacketHandler.NbBytes += ( this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
mluis 0:45c4f0364ca4 1110 }
mluis 0:45c4f0364ca4 1111 else
mluis 0:45c4f0364ca4 1112 {
GregCr 3:5baff45eb3c5 1113 ReadFifo( rxtxBuffer + this->settings.FskPacketHandler.NbBytes, this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
mluis 0:45c4f0364ca4 1114 this->settings.FskPacketHandler.NbBytes += ( this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
mluis 0:45c4f0364ca4 1115 }
mluis 0:45c4f0364ca4 1116
mluis 4:90bd79f1b458 1117 rxTimeoutTimer.detach( );
mluis 4:90bd79f1b458 1118
mluis 0:45c4f0364ca4 1119 if( this->settings.Fsk.RxContinuous == false )
mluis 0:45c4f0364ca4 1120 {
mluis 0:45c4f0364ca4 1121 this->settings.State = RF_IDLE;
mluis 4:90bd79f1b458 1122 rxTimeoutSyncWord.detach( );
mluis 0:45c4f0364ca4 1123 }
mluis 0:45c4f0364ca4 1124 else
mluis 0:45c4f0364ca4 1125 {
mluis 0:45c4f0364ca4 1126 // Continuous mode restart Rx chain
mluis 0:45c4f0364ca4 1127 Write( REG_RXCONFIG, Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
mluis 4:90bd79f1b458 1128 rxTimeoutSyncWord.attach_us( this, &SX1272::OnTimeoutIrq, ceil( ( 8.0 * ( this->settings.Fsk.PreambleLen +
mluis 4:90bd79f1b458 1129 ( ( Read( REG_SYNCCONFIG ) &
mluis 4:90bd79f1b458 1130 ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
mluis 4:90bd79f1b458 1131 1.0 ) + 10.0 ) /
mluis 4:90bd79f1b458 1132 ( double )this->settings.Fsk.Datarate ) * 1e6 ) + 4000 );
mluis 0:45c4f0364ca4 1133 }
mluis 0:45c4f0364ca4 1134
mluis 0:45c4f0364ca4 1135 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->RxDone != NULL ) )
mluis 0:45c4f0364ca4 1136 {
mluis 4:90bd79f1b458 1137 this->RadioEvents->RxDone( rxtxBuffer, this->settings.FskPacketHandler.Size, this->settings.FskPacketHandler.RssiValue, 0 );
mluis 4:90bd79f1b458 1138 }
mluis 0:45c4f0364ca4 1139 this->settings.FskPacketHandler.PreambleDetected = false;
mluis 0:45c4f0364ca4 1140 this->settings.FskPacketHandler.SyncWordDetected = false;
mluis 0:45c4f0364ca4 1141 this->settings.FskPacketHandler.NbBytes = 0;
mluis 0:45c4f0364ca4 1142 this->settings.FskPacketHandler.Size = 0;
mluis 0:45c4f0364ca4 1143 break;
mluis 0:45c4f0364ca4 1144 case MODEM_LORA:
mluis 0:45c4f0364ca4 1145 {
mluis 0:45c4f0364ca4 1146 int8_t snr = 0;
mluis 0:45c4f0364ca4 1147
mluis 0:45c4f0364ca4 1148 // Clear Irq
mluis 0:45c4f0364ca4 1149 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
mluis 0:45c4f0364ca4 1150
mluis 0:45c4f0364ca4 1151 irqFlags = Read( REG_LR_IRQFLAGS );
mluis 0:45c4f0364ca4 1152 if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
mluis 0:45c4f0364ca4 1153 {
mluis 0:45c4f0364ca4 1154 // Clear Irq
mluis 0:45c4f0364ca4 1155 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
mluis 0:45c4f0364ca4 1156
mluis 0:45c4f0364ca4 1157 if( this->settings.LoRa.RxContinuous == false )
mluis 0:45c4f0364ca4 1158 {
mluis 0:45c4f0364ca4 1159 this->settings.State = RF_IDLE;
mluis 0:45c4f0364ca4 1160 }
mluis 0:45c4f0364ca4 1161 rxTimeoutTimer.detach( );
mluis 0:45c4f0364ca4 1162
mluis 0:45c4f0364ca4 1163 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->RxError != NULL ) )
mluis 0:45c4f0364ca4 1164 {
mluis 0:45c4f0364ca4 1165 this->RadioEvents->RxError( );
mluis 0:45c4f0364ca4 1166 }
mluis 0:45c4f0364ca4 1167 break;
mluis 0:45c4f0364ca4 1168 }
mluis 0:45c4f0364ca4 1169
mluis 0:45c4f0364ca4 1170 this->settings.LoRaPacketHandler.SnrValue = Read( REG_LR_PKTSNRVALUE );
mluis 0:45c4f0364ca4 1171 if( this->settings.LoRaPacketHandler.SnrValue & 0x80 ) // The SNR sign bit is 1
mluis 0:45c4f0364ca4 1172 {
mluis 0:45c4f0364ca4 1173 // Invert and divide by 4
mluis 0:45c4f0364ca4 1174 snr = ( ( ~this->settings.LoRaPacketHandler.SnrValue + 1 ) & 0xFF ) >> 2;
mluis 0:45c4f0364ca4 1175 snr = -snr;
mluis 0:45c4f0364ca4 1176 }
mluis 0:45c4f0364ca4 1177 else
mluis 0:45c4f0364ca4 1178 {
mluis 0:45c4f0364ca4 1179 // Divide by 4
mluis 0:45c4f0364ca4 1180 snr = ( this->settings.LoRaPacketHandler.SnrValue & 0xFF ) >> 2;
mluis 0:45c4f0364ca4 1181 }
mluis 0:45c4f0364ca4 1182
mluis 0:45c4f0364ca4 1183 int16_t rssi = Read( REG_LR_PKTRSSIVALUE );
mluis 0:45c4f0364ca4 1184 if( snr < 0 )
mluis 0:45c4f0364ca4 1185 {
mluis 0:45c4f0364ca4 1186 this->settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
mluis 0:45c4f0364ca4 1187 snr;
mluis 0:45c4f0364ca4 1188 }
mluis 0:45c4f0364ca4 1189 else
mluis 4:90bd79f1b458 1190 {
mluis 0:45c4f0364ca4 1191 this->settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 );
mluis 0:45c4f0364ca4 1192 }
mluis 0:45c4f0364ca4 1193
mluis 0:45c4f0364ca4 1194 this->settings.LoRaPacketHandler.Size = Read( REG_LR_RXNBBYTES );
GregCr 3:5baff45eb3c5 1195 ReadFifo( rxtxBuffer, this->settings.LoRaPacketHandler.Size );
mluis 4:90bd79f1b458 1196
mluis 0:45c4f0364ca4 1197 if( this->settings.LoRa.RxContinuous == false )
mluis 0:45c4f0364ca4 1198 {
mluis 0:45c4f0364ca4 1199 this->settings.State = RF_IDLE;
mluis 0:45c4f0364ca4 1200 }
mluis 0:45c4f0364ca4 1201 rxTimeoutTimer.detach( );
mluis 0:45c4f0364ca4 1202
mluis 0:45c4f0364ca4 1203 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->RxDone != NULL ) )
mluis 0:45c4f0364ca4 1204 {
GregCr 3:5baff45eb3c5 1205 this->RadioEvents->RxDone( rxtxBuffer, this->settings.LoRaPacketHandler.Size, this->settings.LoRaPacketHandler.RssiValue, this->settings.LoRaPacketHandler.SnrValue );
mluis 0:45c4f0364ca4 1206 }
mluis 0:45c4f0364ca4 1207 }
mluis 0:45c4f0364ca4 1208 break;
mluis 0:45c4f0364ca4 1209 default:
mluis 0:45c4f0364ca4 1210 break;
mluis 0:45c4f0364ca4 1211 }
mluis 0:45c4f0364ca4 1212 break;
mluis 0:45c4f0364ca4 1213 case RF_TX_RUNNING:
mluis 4:90bd79f1b458 1214 txTimeoutTimer.detach( );
mluis 0:45c4f0364ca4 1215 // TxDone interrupt
mluis 0:45c4f0364ca4 1216 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 1217 {
mluis 0:45c4f0364ca4 1218 case MODEM_LORA:
mluis 0:45c4f0364ca4 1219 // Clear Irq
mluis 0:45c4f0364ca4 1220 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
mluis 0:45c4f0364ca4 1221 // Intentional fall through
mluis 0:45c4f0364ca4 1222 case MODEM_FSK:
mluis 0:45c4f0364ca4 1223 default:
mluis 0:45c4f0364ca4 1224 this->settings.State = RF_IDLE;
mluis 0:45c4f0364ca4 1225 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->TxDone != NULL ) )
mluis 0:45c4f0364ca4 1226 {
mluis 0:45c4f0364ca4 1227 this->RadioEvents->TxDone( );
mluis 4:90bd79f1b458 1228 }
mluis 0:45c4f0364ca4 1229 break;
mluis 0:45c4f0364ca4 1230 }
mluis 0:45c4f0364ca4 1231 break;
mluis 0:45c4f0364ca4 1232 default:
mluis 0:45c4f0364ca4 1233 break;
mluis 0:45c4f0364ca4 1234 }
mluis 0:45c4f0364ca4 1235 }
mluis 0:45c4f0364ca4 1236
mluis 0:45c4f0364ca4 1237 void SX1272::OnDio1Irq( void )
mluis 0:45c4f0364ca4 1238 {
mluis 0:45c4f0364ca4 1239 switch( this->settings.State )
mluis 4:90bd79f1b458 1240 {
mluis 0:45c4f0364ca4 1241 case RF_RX_RUNNING:
mluis 0:45c4f0364ca4 1242 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 1243 {
mluis 0:45c4f0364ca4 1244 case MODEM_FSK:
mluis 0:45c4f0364ca4 1245 // FifoLevel interrupt
mluis 0:45c4f0364ca4 1246 // Read received packet size
mluis 0:45c4f0364ca4 1247 if( ( this->settings.FskPacketHandler.Size == 0 ) && ( this->settings.FskPacketHandler.NbBytes == 0 ) )
mluis 0:45c4f0364ca4 1248 {
mluis 0:45c4f0364ca4 1249 if( this->settings.Fsk.FixLen == false )
mluis 0:45c4f0364ca4 1250 {
mluis 0:45c4f0364ca4 1251 ReadFifo( ( uint8_t* )&this->settings.FskPacketHandler.Size, 1 );
mluis 0:45c4f0364ca4 1252 }
mluis 0:45c4f0364ca4 1253 else
mluis 0:45c4f0364ca4 1254 {
mluis 0:45c4f0364ca4 1255 this->settings.FskPacketHandler.Size = Read( REG_PAYLOADLENGTH );
mluis 0:45c4f0364ca4 1256 }
mluis 0:45c4f0364ca4 1257 }
mluis 0:45c4f0364ca4 1258
mluis 0:45c4f0364ca4 1259 if( ( this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes ) > this->settings.FskPacketHandler.FifoThresh )
mluis 0:45c4f0364ca4 1260 {
GregCr 3:5baff45eb3c5 1261 ReadFifo( ( rxtxBuffer + this->settings.FskPacketHandler.NbBytes ), this->settings.FskPacketHandler.FifoThresh );
mluis 0:45c4f0364ca4 1262 this->settings.FskPacketHandler.NbBytes += this->settings.FskPacketHandler.FifoThresh;
mluis 0:45c4f0364ca4 1263 }
mluis 0:45c4f0364ca4 1264 else
mluis 0:45c4f0364ca4 1265 {
GregCr 3:5baff45eb3c5 1266 ReadFifo( ( rxtxBuffer + this->settings.FskPacketHandler.NbBytes ), this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
mluis 0:45c4f0364ca4 1267 this->settings.FskPacketHandler.NbBytes += ( this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
mluis 0:45c4f0364ca4 1268 }
mluis 0:45c4f0364ca4 1269 break;
mluis 0:45c4f0364ca4 1270 case MODEM_LORA:
mluis 0:45c4f0364ca4 1271 // Sync time out
mluis 0:45c4f0364ca4 1272 rxTimeoutTimer.detach( );
mluis 0:45c4f0364ca4 1273 this->settings.State = RF_IDLE;
mluis 0:45c4f0364ca4 1274 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->RxTimeout != NULL ) )
mluis 0:45c4f0364ca4 1275 {
mluis 0:45c4f0364ca4 1276 this->RadioEvents->RxTimeout( );
mluis 0:45c4f0364ca4 1277 }
mluis 0:45c4f0364ca4 1278 break;
mluis 0:45c4f0364ca4 1279 default:
mluis 0:45c4f0364ca4 1280 break;
mluis 0:45c4f0364ca4 1281 }
mluis 0:45c4f0364ca4 1282 break;
mluis 0:45c4f0364ca4 1283 case RF_TX_RUNNING:
mluis 0:45c4f0364ca4 1284 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 1285 {
mluis 0:45c4f0364ca4 1286 case MODEM_FSK:
mluis 4:90bd79f1b458 1287 // FifoEmpty interrupt
mluis 0:45c4f0364ca4 1288 if( ( this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes ) > this->settings.FskPacketHandler.ChunkSize )
mluis 0:45c4f0364ca4 1289 {
GregCr 3:5baff45eb3c5 1290 WriteFifo( ( rxtxBuffer + this->settings.FskPacketHandler.NbBytes ), this->settings.FskPacketHandler.ChunkSize );
mluis 0:45c4f0364ca4 1291 this->settings.FskPacketHandler.NbBytes += this->settings.FskPacketHandler.ChunkSize;
mluis 0:45c4f0364ca4 1292 }
mluis 4:90bd79f1b458 1293 else
mluis 0:45c4f0364ca4 1294 {
mluis 0:45c4f0364ca4 1295 // Write the last chunk of data
GregCr 3:5baff45eb3c5 1296 WriteFifo( rxtxBuffer + this->settings.FskPacketHandler.NbBytes, this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes );
mluis 0:45c4f0364ca4 1297 this->settings.FskPacketHandler.NbBytes += this->settings.FskPacketHandler.Size - this->settings.FskPacketHandler.NbBytes;
mluis 0:45c4f0364ca4 1298 }
mluis 0:45c4f0364ca4 1299 break;
mluis 0:45c4f0364ca4 1300 case MODEM_LORA:
mluis 0:45c4f0364ca4 1301 break;
mluis 0:45c4f0364ca4 1302 default:
mluis 0:45c4f0364ca4 1303 break;
mluis 0:45c4f0364ca4 1304 }
mluis 0:45c4f0364ca4 1305 break;
mluis 0:45c4f0364ca4 1306 default:
mluis 0:45c4f0364ca4 1307 break;
mluis 0:45c4f0364ca4 1308 }
mluis 0:45c4f0364ca4 1309 }
mluis 0:45c4f0364ca4 1310
mluis 0:45c4f0364ca4 1311 void SX1272::OnDio2Irq( void )
mluis 0:45c4f0364ca4 1312 {
mluis 0:45c4f0364ca4 1313 switch( this->settings.State )
mluis 4:90bd79f1b458 1314 {
mluis 0:45c4f0364ca4 1315 case RF_RX_RUNNING:
mluis 0:45c4f0364ca4 1316 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 1317 {
mluis 0:45c4f0364ca4 1318 case MODEM_FSK:
mluis 0:45c4f0364ca4 1319 if( ( this->settings.FskPacketHandler.PreambleDetected == true ) && ( this->settings.FskPacketHandler.SyncWordDetected == false ) )
mluis 0:45c4f0364ca4 1320 {
mluis 0:45c4f0364ca4 1321 rxTimeoutSyncWord.detach( );
mluis 4:90bd79f1b458 1322
mluis 0:45c4f0364ca4 1323 this->settings.FskPacketHandler.SyncWordDetected = true;
mluis 4:90bd79f1b458 1324
mluis 0:45c4f0364ca4 1325 this->settings.FskPacketHandler.RssiValue = -( Read( REG_RSSIVALUE ) >> 1 );
mluis 0:45c4f0364ca4 1326
mluis 0:45c4f0364ca4 1327 this->settings.FskPacketHandler.AfcValue = ( int32_t )( double )( ( ( uint16_t )Read( REG_AFCMSB ) << 8 ) |
mluis 0:45c4f0364ca4 1328 ( uint16_t )Read( REG_AFCLSB ) ) *
mluis 0:45c4f0364ca4 1329 ( double )FREQ_STEP;
mluis 0:45c4f0364ca4 1330 this->settings.FskPacketHandler.RxGain = ( Read( REG_LNA ) >> 5 ) & 0x07;
mluis 0:45c4f0364ca4 1331 }
mluis 0:45c4f0364ca4 1332 break;
mluis 0:45c4f0364ca4 1333 case MODEM_LORA:
mluis 0:45c4f0364ca4 1334 if( this->settings.LoRa.FreqHopOn == true )
mluis 0:45c4f0364ca4 1335 {
mluis 0:45c4f0364ca4 1336 // Clear Irq
mluis 0:45c4f0364ca4 1337 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
mluis 4:90bd79f1b458 1338
mluis 0:45c4f0364ca4 1339 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->FhssChangeChannel != NULL ) )
mluis 0:45c4f0364ca4 1340 {
mluis 0:45c4f0364ca4 1341 this->RadioEvents->FhssChangeChannel( ( Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
mluis 0:45c4f0364ca4 1342 }
mluis 0:45c4f0364ca4 1343 }
mluis 0:45c4f0364ca4 1344 break;
mluis 0:45c4f0364ca4 1345 default:
mluis 0:45c4f0364ca4 1346 break;
mluis 0:45c4f0364ca4 1347 }
mluis 0:45c4f0364ca4 1348 break;
mluis 0:45c4f0364ca4 1349 case RF_TX_RUNNING:
mluis 0:45c4f0364ca4 1350 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 1351 {
mluis 0:45c4f0364ca4 1352 case MODEM_FSK:
mluis 0:45c4f0364ca4 1353 break;
mluis 0:45c4f0364ca4 1354 case MODEM_LORA:
mluis 0:45c4f0364ca4 1355 if( this->settings.LoRa.FreqHopOn == true )
mluis 0:45c4f0364ca4 1356 {
mluis 0:45c4f0364ca4 1357 // Clear Irq
mluis 0:45c4f0364ca4 1358 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
mluis 4:90bd79f1b458 1359
mluis 0:45c4f0364ca4 1360 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->FhssChangeChannel != NULL ) )
mluis 0:45c4f0364ca4 1361 {
mluis 0:45c4f0364ca4 1362 this->RadioEvents->FhssChangeChannel( ( Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
mluis 0:45c4f0364ca4 1363 }
mluis 0:45c4f0364ca4 1364 }
mluis 0:45c4f0364ca4 1365 break;
mluis 0:45c4f0364ca4 1366 default:
mluis 0:45c4f0364ca4 1367 break;
mluis 0:45c4f0364ca4 1368 }
mluis 0:45c4f0364ca4 1369 break;
mluis 0:45c4f0364ca4 1370 default:
mluis 0:45c4f0364ca4 1371 break;
mluis 0:45c4f0364ca4 1372 }
mluis 0:45c4f0364ca4 1373 }
mluis 0:45c4f0364ca4 1374
mluis 0:45c4f0364ca4 1375 void SX1272::OnDio3Irq( void )
mluis 0:45c4f0364ca4 1376 {
mluis 0:45c4f0364ca4 1377 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 1378 {
mluis 0:45c4f0364ca4 1379 case MODEM_FSK:
mluis 0:45c4f0364ca4 1380 break;
mluis 0:45c4f0364ca4 1381 case MODEM_LORA:
mluis 0:45c4f0364ca4 1382 if( ( Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
mluis 0:45c4f0364ca4 1383 {
mluis 0:45c4f0364ca4 1384 // Clear Irq
mluis 0:45c4f0364ca4 1385 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
mluis 0:45c4f0364ca4 1386 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->CadDone != NULL ) )
mluis 0:45c4f0364ca4 1387 {
mluis 0:45c4f0364ca4 1388 this->RadioEvents->CadDone( true );
mluis 0:45c4f0364ca4 1389 }
mluis 0:45c4f0364ca4 1390 }
mluis 0:45c4f0364ca4 1391 else
mluis 4:90bd79f1b458 1392 {
mluis 0:45c4f0364ca4 1393 // Clear Irq
mluis 0:45c4f0364ca4 1394 Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
mluis 0:45c4f0364ca4 1395 if( ( this->RadioEvents != NULL ) && ( this->RadioEvents->CadDone != NULL ) )
mluis 0:45c4f0364ca4 1396 {
mluis 0:45c4f0364ca4 1397 this->RadioEvents->CadDone( false );
mluis 0:45c4f0364ca4 1398 }
mluis 0:45c4f0364ca4 1399 }
mluis 0:45c4f0364ca4 1400 break;
mluis 0:45c4f0364ca4 1401 default:
mluis 0:45c4f0364ca4 1402 break;
mluis 0:45c4f0364ca4 1403 }
mluis 0:45c4f0364ca4 1404 }
mluis 0:45c4f0364ca4 1405
mluis 0:45c4f0364ca4 1406 void SX1272::OnDio4Irq( void )
mluis 0:45c4f0364ca4 1407 {
mluis 0:45c4f0364ca4 1408 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 1409 {
mluis 0:45c4f0364ca4 1410 case MODEM_FSK:
mluis 0:45c4f0364ca4 1411 {
mluis 0:45c4f0364ca4 1412 if( this->settings.FskPacketHandler.PreambleDetected == false )
mluis 0:45c4f0364ca4 1413 {
mluis 0:45c4f0364ca4 1414 this->settings.FskPacketHandler.PreambleDetected = true;
mluis 4:90bd79f1b458 1415 }
mluis 0:45c4f0364ca4 1416 }
mluis 0:45c4f0364ca4 1417 break;
mluis 0:45c4f0364ca4 1418 case MODEM_LORA:
mluis 0:45c4f0364ca4 1419 break;
mluis 0:45c4f0364ca4 1420 default:
mluis 0:45c4f0364ca4 1421 break;
mluis 0:45c4f0364ca4 1422 }
mluis 0:45c4f0364ca4 1423 }
mluis 0:45c4f0364ca4 1424
mluis 0:45c4f0364ca4 1425 void SX1272::OnDio5Irq( void )
mluis 0:45c4f0364ca4 1426 {
mluis 0:45c4f0364ca4 1427 switch( this->settings.Modem )
mluis 0:45c4f0364ca4 1428 {
mluis 0:45c4f0364ca4 1429 case MODEM_FSK:
mluis 0:45c4f0364ca4 1430 break;
mluis 0:45c4f0364ca4 1431 case MODEM_LORA:
mluis 0:45c4f0364ca4 1432 break;
mluis 0:45c4f0364ca4 1433 default:
mluis 0:45c4f0364ca4 1434 break;
mluis 0:45c4f0364ca4 1435 }
mluis 0:45c4f0364ca4 1436 }