Arrow / Mbed OS DAPLink Reset
Embed: (wiki syntax)

« Back to documentation index

Pdc Struct Reference

Pdc Struct Reference
[Peripheral DMA Controller]

Pdc hardware registers. More...

#include <pdc.h>

Data Fields

RwReg PERIPH_RPR
 (Pdc Offset: 0x0) Receive Pointer Register
RwReg PERIPH_RCR
 (Pdc Offset: 0x4) Receive Counter Register
RwReg PERIPH_TPR
 (Pdc Offset: 0x8) Transmit Pointer Register
RwReg PERIPH_TCR
 (Pdc Offset: 0xC) Transmit Counter Register
RwReg PERIPH_RNPR
 (Pdc Offset: 0x10) Receive Next Pointer Register
RwReg PERIPH_RNCR
 (Pdc Offset: 0x14) Receive Next Counter Register
RwReg PERIPH_TNPR
 (Pdc Offset: 0x18) Transmit Next Pointer Register
RwReg PERIPH_TNCR
 (Pdc Offset: 0x1C) Transmit Next Counter Register
WoReg PERIPH_PTCR
 (Pdc Offset: 0x20) Transfer Control Register
RoReg PERIPH_PTSR
 (Pdc Offset: 0x24) Transfer Status Register

Detailed Description

Pdc hardware registers.

Definition at line 41 of file pdc.h.


Field Documentation

(Pdc Offset: 0x20) Transfer Control Register

Definition at line 50 of file pdc.h.

(Pdc Offset: 0x24) Transfer Status Register

Definition at line 51 of file pdc.h.

(Pdc Offset: 0x4) Receive Counter Register

Definition at line 43 of file pdc.h.

(Pdc Offset: 0x14) Receive Next Counter Register

Definition at line 47 of file pdc.h.

(Pdc Offset: 0x10) Receive Next Pointer Register

Definition at line 46 of file pdc.h.

(Pdc Offset: 0x0) Receive Pointer Register

Definition at line 42 of file pdc.h.

(Pdc Offset: 0xC) Transmit Counter Register

Definition at line 45 of file pdc.h.

(Pdc Offset: 0x1C) Transmit Next Counter Register

Definition at line 49 of file pdc.h.

(Pdc Offset: 0x18) Transmit Next Pointer Register

Definition at line 48 of file pdc.h.

(Pdc Offset: 0x8) Transmit Pointer Register

Definition at line 44 of file pdc.h.