Arrow / Mbed OS DAPLink Reset
Embed: (wiki syntax)

« Back to documentation index

DmacCh_num Struct Reference

DmacCh_num Struct Reference
[DMA Controller]

DmacCh_num hardware registers. More...

#include <dmac.h>

Data Fields

RwReg DMAC_SADDR
 (DmacCh_num Offset: 0x0) DMAC Channel Source Address Register
RwReg DMAC_DADDR
 (DmacCh_num Offset: 0x4) DMAC Channel Destination Address Register
RwReg DMAC_DSCR
 (DmacCh_num Offset: 0x8) DMAC Channel Descriptor Address Register
RwReg DMAC_CTRLA
 (DmacCh_num Offset: 0xC) DMAC Channel Control A Register
RwReg DMAC_CTRLB
 (DmacCh_num Offset: 0x10) DMAC Channel Control B Register
RwReg DMAC_CFG
 (DmacCh_num Offset: 0x14) DMAC Channel Configuration Register

Detailed Description

DmacCh_num hardware registers.

Definition at line 41 of file component/dmac.h.


Field Documentation

(DmacCh_num Offset: 0x14) DMAC Channel Configuration Register

Definition at line 47 of file component/dmac.h.

(DmacCh_num Offset: 0xC) DMAC Channel Control A Register

Definition at line 45 of file component/dmac.h.

(DmacCh_num Offset: 0x10) DMAC Channel Control B Register

Definition at line 46 of file component/dmac.h.

(DmacCh_num Offset: 0x4) DMAC Channel Destination Address Register

Definition at line 43 of file component/dmac.h.

(DmacCh_num Offset: 0x8) DMAC Channel Descriptor Address Register

Definition at line 44 of file component/dmac.h.

(DmacCh_num Offset: 0x0) DMAC Channel Source Address Register

Definition at line 42 of file component/dmac.h.