Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
Adc12b Struct Reference
[Analog-to-Digital Converter 12bits]
Adc12b hardware registers. More...
#include <adc12b.h>
Data Fields | |
| WoReg | ADC12B_CR |
| (Adc12b Offset: 0x00) Control Register | |
| RwReg | ADC12B_MR |
| (Adc12b Offset: 0x04) Mode Register | |
| WoReg | ADC12B_CHER |
| (Adc12b Offset: 0x10) Channel Enable Register | |
| WoReg | ADC12B_CHDR |
| (Adc12b Offset: 0x14) Channel Disable Register | |
| RoReg | ADC12B_CHSR |
| (Adc12b Offset: 0x18) Channel Status Register | |
| RoReg | ADC12B_SR |
| (Adc12b Offset: 0x1C) Status Register | |
| RoReg | ADC12B_LCDR |
| (Adc12b Offset: 0x20) Last Converted Data Register | |
| WoReg | ADC12B_IER |
| (Adc12b Offset: 0x24) Interrupt Enable Register | |
| WoReg | ADC12B_IDR |
| (Adc12b Offset: 0x28) Interrupt Disable Register | |
| RoReg | ADC12B_IMR |
| (Adc12b Offset: 0x2C) Interrupt Mask Register | |
| RoReg | ADC12B_CDR [8] |
| (Adc12b Offset: 0x30) Channel Data Register | |
| RwReg | ADC12B_ACR |
| (Adc12b Offset: 0x64) Analog Control Register | |
| RwReg | ADC12B_EMR |
| (Adc12b Offset: 0x68) Extended Mode Register | |
| RwReg | ADC12B_RPR |
| (Adc12b Offset: 0x100) Receive Pointer Register | |
| RwReg | ADC12B_RCR |
| (Adc12b Offset: 0x104) Receive Counter Register | |
| RwReg | ADC12B_RNPR |
| (Adc12b Offset: 0x110) Receive Next Pointer Register | |
| RwReg | ADC12B_RNCR |
| (Adc12b Offset: 0x114) Receive Next Counter Register | |
| WoReg | ADC12B_PTCR |
| (Adc12b Offset: 0x120) Transfer Control Register | |
| RoReg | ADC12B_PTSR |
| (Adc12b Offset: 0x124) Transfer Status Register | |
Detailed Description
Adc12b hardware registers.
Definition at line 41 of file component/adc12b.h.
Field Documentation
(Adc12b Offset: 0x64) Analog Control Register
Definition at line 55 of file component/adc12b.h.
| RoReg ADC12B_CDR[8] |
(Adc12b Offset: 0x30) Channel Data Register
Definition at line 53 of file component/adc12b.h.
(Adc12b Offset: 0x14) Channel Disable Register
Definition at line 46 of file component/adc12b.h.
(Adc12b Offset: 0x10) Channel Enable Register
Definition at line 45 of file component/adc12b.h.
(Adc12b Offset: 0x18) Channel Status Register
Definition at line 47 of file component/adc12b.h.
(Adc12b Offset: 0x00) Control Register
Definition at line 42 of file component/adc12b.h.
(Adc12b Offset: 0x68) Extended Mode Register
Definition at line 56 of file component/adc12b.h.
(Adc12b Offset: 0x28) Interrupt Disable Register
Definition at line 51 of file component/adc12b.h.
(Adc12b Offset: 0x24) Interrupt Enable Register
Definition at line 50 of file component/adc12b.h.
(Adc12b Offset: 0x2C) Interrupt Mask Register
Definition at line 52 of file component/adc12b.h.
(Adc12b Offset: 0x20) Last Converted Data Register
Definition at line 49 of file component/adc12b.h.
(Adc12b Offset: 0x04) Mode Register
Definition at line 43 of file component/adc12b.h.
(Adc12b Offset: 0x120) Transfer Control Register
Definition at line 64 of file component/adc12b.h.
(Adc12b Offset: 0x124) Transfer Status Register
Definition at line 65 of file component/adc12b.h.
(Adc12b Offset: 0x104) Receive Counter Register
Definition at line 59 of file component/adc12b.h.
(Adc12b Offset: 0x114) Receive Next Counter Register
Definition at line 62 of file component/adc12b.h.
(Adc12b Offset: 0x110) Receive Next Pointer Register
Definition at line 61 of file component/adc12b.h.
(Adc12b Offset: 0x100) Receive Pointer Register
Definition at line 58 of file component/adc12b.h.
(Adc12b Offset: 0x1C) Status Register
Definition at line 48 of file component/adc12b.h.
Generated on Tue Jul 12 2022 15:37:36 by
1.7.2