Arrow / Mbed OS DAPLink Reset
Embed: (wiki syntax)

« Back to documentation index

TMR_INTEN Register

TMR_INTEN Register
[Timer Registers]

Field Positions and Bit Masks for the TMR_INTEN register. More...

Field Positions and Bit Masks for the TMR_INTEN register.

This register includes the interrupt enable bits for both 16-bit Timer 0 and 16-bit Timer 1.