Arrow
Repostiory containing DAPLink source code with Reset Pin workaround for HANI_IOT board.
Upstream: https://github.com/ARMmbed/DAPLink
source/hic_hal/maxim/max32625/ioman_regs.h@0:01f31e923fe2, 2020-04-07 (annotated)
- Committer:
- Pawel Zarembski
- Date:
- Tue Apr 07 12:55:42 2020 +0200
- Revision:
- 0:01f31e923fe2
hani: DAPLink with reset workaround
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| Pawel Zarembski |
0:01f31e923fe2 | 1 | /******************************************************************************* |
| Pawel Zarembski |
0:01f31e923fe2 | 2 | * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved. |
| Pawel Zarembski |
0:01f31e923fe2 | 3 | * |
| Pawel Zarembski |
0:01f31e923fe2 | 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
| Pawel Zarembski |
0:01f31e923fe2 | 5 | * copy of this software and associated documentation files (the "Software"), |
| Pawel Zarembski |
0:01f31e923fe2 | 6 | * to deal in the Software without restriction, including without limitation |
| Pawel Zarembski |
0:01f31e923fe2 | 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| Pawel Zarembski |
0:01f31e923fe2 | 8 | * and/or sell copies of the Software, and to permit persons to whom the |
| Pawel Zarembski |
0:01f31e923fe2 | 9 | * Software is furnished to do so, subject to the following conditions: |
| Pawel Zarembski |
0:01f31e923fe2 | 10 | * |
| Pawel Zarembski |
0:01f31e923fe2 | 11 | * The above copyright notice and this permission notice shall be included |
| Pawel Zarembski |
0:01f31e923fe2 | 12 | * in all copies or substantial portions of the Software. |
| Pawel Zarembski |
0:01f31e923fe2 | 13 | * |
| Pawel Zarembski |
0:01f31e923fe2 | 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS |
| Pawel Zarembski |
0:01f31e923fe2 | 15 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF |
| Pawel Zarembski |
0:01f31e923fe2 | 16 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. |
| Pawel Zarembski |
0:01f31e923fe2 | 17 | * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES |
| Pawel Zarembski |
0:01f31e923fe2 | 18 | * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| Pawel Zarembski |
0:01f31e923fe2 | 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| Pawel Zarembski |
0:01f31e923fe2 | 20 | * OTHER DEALINGS IN THE SOFTWARE. |
| Pawel Zarembski |
0:01f31e923fe2 | 21 | * |
| Pawel Zarembski |
0:01f31e923fe2 | 22 | * Except as contained in this notice, the name of Maxim Integrated |
| Pawel Zarembski |
0:01f31e923fe2 | 23 | * Products, Inc. shall not be used except as stated in the Maxim Integrated |
| Pawel Zarembski |
0:01f31e923fe2 | 24 | * Products, Inc. Branding Policy. |
| Pawel Zarembski |
0:01f31e923fe2 | 25 | * |
| Pawel Zarembski |
0:01f31e923fe2 | 26 | * The mere transfer of this software does not imply any licenses |
| Pawel Zarembski |
0:01f31e923fe2 | 27 | * of trade secrets, proprietary technology, copyrights, patents, |
| Pawel Zarembski |
0:01f31e923fe2 | 28 | * trademarks, maskwork rights, or any other form of intellectual |
| Pawel Zarembski |
0:01f31e923fe2 | 29 | * property whatsoever. Maxim Integrated Products, Inc. retains all |
| Pawel Zarembski |
0:01f31e923fe2 | 30 | * ownership rights. |
| Pawel Zarembski |
0:01f31e923fe2 | 31 | * |
| Pawel Zarembski |
0:01f31e923fe2 | 32 | ******************************************************************************/ |
| Pawel Zarembski |
0:01f31e923fe2 | 33 | |
| Pawel Zarembski |
0:01f31e923fe2 | 34 | #ifndef _MXC_IOMAN_REGS_H_ |
| Pawel Zarembski |
0:01f31e923fe2 | 35 | #define _MXC_IOMAN_REGS_H_ |
| Pawel Zarembski |
0:01f31e923fe2 | 36 | |
| Pawel Zarembski |
0:01f31e923fe2 | 37 | #ifdef __cplusplus |
| Pawel Zarembski |
0:01f31e923fe2 | 38 | extern "C" { |
| Pawel Zarembski |
0:01f31e923fe2 | 39 | #endif |
| Pawel Zarembski |
0:01f31e923fe2 | 40 | |
| Pawel Zarembski |
0:01f31e923fe2 | 41 | #include <stdint.h> |
| Pawel Zarembski |
0:01f31e923fe2 | 42 | |
| Pawel Zarembski |
0:01f31e923fe2 | 43 | /* |
| Pawel Zarembski |
0:01f31e923fe2 | 44 | If types are not defined elsewhere (CMSIS) define them here |
| Pawel Zarembski |
0:01f31e923fe2 | 45 | */ |
| Pawel Zarembski |
0:01f31e923fe2 | 46 | #ifndef __IO |
| Pawel Zarembski |
0:01f31e923fe2 | 47 | #define __IO volatile |
| Pawel Zarembski |
0:01f31e923fe2 | 48 | #endif |
| Pawel Zarembski |
0:01f31e923fe2 | 49 | #ifndef __I |
| Pawel Zarembski |
0:01f31e923fe2 | 50 | #define __I volatile const |
| Pawel Zarembski |
0:01f31e923fe2 | 51 | #endif |
| Pawel Zarembski |
0:01f31e923fe2 | 52 | #ifndef __O |
| Pawel Zarembski |
0:01f31e923fe2 | 53 | #define __O volatile |
| Pawel Zarembski |
0:01f31e923fe2 | 54 | #endif |
| Pawel Zarembski |
0:01f31e923fe2 | 55 | #ifndef __R |
| Pawel Zarembski |
0:01f31e923fe2 | 56 | #define __R volatile const |
| Pawel Zarembski |
0:01f31e923fe2 | 57 | #endif |
| Pawel Zarembski |
0:01f31e923fe2 | 58 | |
| Pawel Zarembski |
0:01f31e923fe2 | 59 | |
| Pawel Zarembski |
0:01f31e923fe2 | 60 | /* |
| Pawel Zarembski |
0:01f31e923fe2 | 61 | Bitfield structs for registers in this module |
| Pawel Zarembski |
0:01f31e923fe2 | 62 | */ |
| Pawel Zarembski |
0:01f31e923fe2 | 63 | |
| Pawel Zarembski |
0:01f31e923fe2 | 64 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 65 | uint32_t wud_req_p0 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 66 | uint32_t wud_req_p1 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 67 | uint32_t wud_req_p2 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 68 | uint32_t wud_req_p3 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 69 | } mxc_ioman_wud_req0_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 70 | |
| Pawel Zarembski |
0:01f31e923fe2 | 71 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 72 | uint32_t wud_req_p4 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 73 | uint32_t : 24; |
| Pawel Zarembski |
0:01f31e923fe2 | 74 | } mxc_ioman_wud_req1_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 75 | |
| Pawel Zarembski |
0:01f31e923fe2 | 76 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 77 | uint32_t wud_ack_p0 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 78 | uint32_t wud_ack_p1 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 79 | uint32_t wud_ack_p2 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 80 | uint32_t wud_ack_p3 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 81 | } mxc_ioman_wud_ack0_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 82 | |
| Pawel Zarembski |
0:01f31e923fe2 | 83 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 84 | uint32_t wud_ack_p4 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 85 | uint32_t : 24; |
| Pawel Zarembski |
0:01f31e923fe2 | 86 | } mxc_ioman_wud_ack1_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 87 | |
| Pawel Zarembski |
0:01f31e923fe2 | 88 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 89 | uint32_t ali_req_p0 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 90 | uint32_t ali_req_p1 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 91 | uint32_t ali_req_p2 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 92 | uint32_t ali_req_p3 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 93 | } mxc_ioman_ali_req0_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 94 | |
| Pawel Zarembski |
0:01f31e923fe2 | 95 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 96 | uint32_t ali_req_p4 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 97 | uint32_t : 24; |
| Pawel Zarembski |
0:01f31e923fe2 | 98 | } mxc_ioman_ali_req1_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 99 | |
| Pawel Zarembski |
0:01f31e923fe2 | 100 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 101 | uint32_t ali_ack_p0 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 102 | uint32_t ali_ack_p1 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 103 | uint32_t ali_ack_p2 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 104 | uint32_t ali_ack_p3 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 105 | } mxc_ioman_ali_ack0_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 106 | |
| Pawel Zarembski |
0:01f31e923fe2 | 107 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 108 | uint32_t ali_ack_p4 : 8; |
| Pawel Zarembski |
0:01f31e923fe2 | 109 | uint32_t : 24; |
| Pawel Zarembski |
0:01f31e923fe2 | 110 | } mxc_ioman_ali_ack1_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 111 | |
| Pawel Zarembski |
0:01f31e923fe2 | 112 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 113 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 114 | uint32_t core_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 115 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 116 | uint32_t ss0_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 117 | uint32_t ss1_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 118 | uint32_t ss2_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 119 | uint32_t : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 120 | uint32_t quad_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 121 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 122 | uint32_t fast_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 123 | uint32_t : 15; |
| Pawel Zarembski |
0:01f31e923fe2 | 124 | } mxc_ioman_spix_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 125 | |
| Pawel Zarembski |
0:01f31e923fe2 | 126 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 127 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 128 | uint32_t core_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 129 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 130 | uint32_t ss0_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 131 | uint32_t ss1_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 132 | uint32_t ss2_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 133 | uint32_t : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 134 | uint32_t quad_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 135 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 136 | uint32_t fast_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 137 | uint32_t : 15; |
| Pawel Zarembski |
0:01f31e923fe2 | 138 | } mxc_ioman_spix_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 139 | |
| Pawel Zarembski |
0:01f31e923fe2 | 140 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 141 | uint32_t io_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 142 | uint32_t cts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 143 | uint32_t rts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 144 | uint32_t : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 145 | uint32_t io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 146 | uint32_t cts_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 147 | uint32_t rts_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 148 | uint32_t : 25; |
| Pawel Zarembski |
0:01f31e923fe2 | 149 | } mxc_ioman_uart0_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 150 | |
| Pawel Zarembski |
0:01f31e923fe2 | 151 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 152 | uint32_t io_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 153 | uint32_t cts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 154 | uint32_t rts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 155 | uint32_t : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 156 | uint32_t io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 157 | uint32_t cts_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 158 | uint32_t rts_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 159 | uint32_t : 25; |
| Pawel Zarembski |
0:01f31e923fe2 | 160 | } mxc_ioman_uart0_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 161 | |
| Pawel Zarembski |
0:01f31e923fe2 | 162 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 163 | uint32_t io_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 164 | uint32_t cts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 165 | uint32_t rts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 166 | uint32_t : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 167 | uint32_t io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 168 | uint32_t cts_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 169 | uint32_t rts_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 170 | uint32_t : 25; |
| Pawel Zarembski |
0:01f31e923fe2 | 171 | } mxc_ioman_uart1_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 172 | |
| Pawel Zarembski |
0:01f31e923fe2 | 173 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 174 | uint32_t io_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 175 | uint32_t cts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 176 | uint32_t rts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 177 | uint32_t : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 178 | uint32_t io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 179 | uint32_t cts_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 180 | uint32_t rts_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 181 | uint32_t : 25; |
| Pawel Zarembski |
0:01f31e923fe2 | 182 | } mxc_ioman_uart1_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 183 | |
| Pawel Zarembski |
0:01f31e923fe2 | 184 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 185 | uint32_t io_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 186 | uint32_t cts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 187 | uint32_t rts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 188 | uint32_t : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 189 | uint32_t io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 190 | uint32_t cts_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 191 | uint32_t rts_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 192 | uint32_t : 25; |
| Pawel Zarembski |
0:01f31e923fe2 | 193 | } mxc_ioman_uart2_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 194 | |
| Pawel Zarembski |
0:01f31e923fe2 | 195 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 196 | uint32_t io_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 197 | uint32_t cts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 198 | uint32_t rts_map : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 199 | uint32_t : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 200 | uint32_t io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 201 | uint32_t cts_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 202 | uint32_t rts_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 203 | uint32_t : 25; |
| Pawel Zarembski |
0:01f31e923fe2 | 204 | } mxc_ioman_uart2_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 205 | |
| Pawel Zarembski |
0:01f31e923fe2 | 206 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 207 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 208 | uint32_t mapping_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 209 | uint32_t scl_push_pull : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 210 | uint32_t : 26; |
| Pawel Zarembski |
0:01f31e923fe2 | 211 | } mxc_ioman_i2cm0_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 212 | |
| Pawel Zarembski |
0:01f31e923fe2 | 213 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 214 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 215 | uint32_t mapping_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 216 | uint32_t : 27; |
| Pawel Zarembski |
0:01f31e923fe2 | 217 | } mxc_ioman_i2cm0_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 218 | |
| Pawel Zarembski |
0:01f31e923fe2 | 219 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 220 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 221 | uint32_t mapping_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 222 | uint32_t scl_push_pull : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 223 | uint32_t : 26; |
| Pawel Zarembski |
0:01f31e923fe2 | 224 | } mxc_ioman_i2cm1_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 225 | |
| Pawel Zarembski |
0:01f31e923fe2 | 226 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 227 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 228 | uint32_t mapping_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 229 | uint32_t : 27; |
| Pawel Zarembski |
0:01f31e923fe2 | 230 | } mxc_ioman_i2cm1_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 231 | |
| Pawel Zarembski |
0:01f31e923fe2 | 232 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 233 | uint32_t io_sel : 2; |
| Pawel Zarembski |
0:01f31e923fe2 | 234 | uint32_t : 2; |
| Pawel Zarembski |
0:01f31e923fe2 | 235 | uint32_t mapping_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 236 | uint32_t : 27; |
| Pawel Zarembski |
0:01f31e923fe2 | 237 | } mxc_ioman_i2cs_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 238 | |
| Pawel Zarembski |
0:01f31e923fe2 | 239 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 240 | uint32_t io_sel : 2; |
| Pawel Zarembski |
0:01f31e923fe2 | 241 | uint32_t : 2; |
| Pawel Zarembski |
0:01f31e923fe2 | 242 | uint32_t mapping_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 243 | uint32_t : 27; |
| Pawel Zarembski |
0:01f31e923fe2 | 244 | } mxc_ioman_i2cs_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 245 | |
| Pawel Zarembski |
0:01f31e923fe2 | 246 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 247 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 248 | uint32_t core_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 249 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 250 | uint32_t ss0_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 251 | uint32_t ss1_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 252 | uint32_t ss2_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 253 | uint32_t ss3_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 254 | uint32_t ss4_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 255 | uint32_t : 7; |
| Pawel Zarembski |
0:01f31e923fe2 | 256 | uint32_t quad_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 257 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 258 | uint32_t fast_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 259 | uint32_t : 7; |
| Pawel Zarembski |
0:01f31e923fe2 | 260 | } mxc_ioman_spim0_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 261 | |
| Pawel Zarembski |
0:01f31e923fe2 | 262 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 263 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 264 | uint32_t core_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 265 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 266 | uint32_t ss0_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 267 | uint32_t ss1_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 268 | uint32_t ss2_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 269 | uint32_t ss3_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 270 | uint32_t ss4_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 271 | uint32_t : 7; |
| Pawel Zarembski |
0:01f31e923fe2 | 272 | uint32_t quad_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 273 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 274 | uint32_t fast_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 275 | uint32_t : 7; |
| Pawel Zarembski |
0:01f31e923fe2 | 276 | } mxc_ioman_spim0_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 277 | |
| Pawel Zarembski |
0:01f31e923fe2 | 278 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 279 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 280 | uint32_t core_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 281 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 282 | uint32_t ss0_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 283 | uint32_t ss1_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 284 | uint32_t ss2_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 285 | uint32_t : 9; |
| Pawel Zarembski |
0:01f31e923fe2 | 286 | uint32_t quad_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 287 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 288 | uint32_t fast_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 289 | uint32_t : 7; |
| Pawel Zarembski |
0:01f31e923fe2 | 290 | } mxc_ioman_spim1_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 291 | |
| Pawel Zarembski |
0:01f31e923fe2 | 292 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 293 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 294 | uint32_t core_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 295 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 296 | uint32_t ss0_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 297 | uint32_t ss1_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 298 | uint32_t ss2_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 299 | uint32_t : 9; |
| Pawel Zarembski |
0:01f31e923fe2 | 300 | uint32_t quad_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 301 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 302 | uint32_t fast_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 303 | uint32_t : 7; |
| Pawel Zarembski |
0:01f31e923fe2 | 304 | } mxc_ioman_spim1_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 305 | |
| Pawel Zarembski |
0:01f31e923fe2 | 306 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 307 | uint32_t mapping_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 308 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 309 | uint32_t core_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 310 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 311 | uint32_t ss0_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 312 | uint32_t ss1_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 313 | uint32_t ss2_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 314 | uint32_t : 5; |
| Pawel Zarembski |
0:01f31e923fe2 | 315 | uint32_t sr0_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 316 | uint32_t sr1_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 317 | uint32_t : 2; |
| Pawel Zarembski |
0:01f31e923fe2 | 318 | uint32_t quad_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 319 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 320 | uint32_t fast_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 321 | uint32_t : 7; |
| Pawel Zarembski |
0:01f31e923fe2 | 322 | } mxc_ioman_spim2_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 323 | |
| Pawel Zarembski |
0:01f31e923fe2 | 324 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 325 | uint32_t mapping_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 326 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 327 | uint32_t core_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 328 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 329 | uint32_t ss0_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 330 | uint32_t ss1_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 331 | uint32_t ss2_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 332 | uint32_t : 5; |
| Pawel Zarembski |
0:01f31e923fe2 | 333 | uint32_t sr0_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 334 | uint32_t sr1_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 335 | uint32_t : 2; |
| Pawel Zarembski |
0:01f31e923fe2 | 336 | uint32_t quad_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 337 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 338 | uint32_t fast_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 339 | uint32_t : 7; |
| Pawel Zarembski |
0:01f31e923fe2 | 340 | } mxc_ioman_spim2_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 341 | |
| Pawel Zarembski |
0:01f31e923fe2 | 342 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 343 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 344 | uint32_t mapping_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 345 | uint32_t epu_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 346 | uint32_t : 26; |
| Pawel Zarembski |
0:01f31e923fe2 | 347 | } mxc_ioman_owm_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 348 | |
| Pawel Zarembski |
0:01f31e923fe2 | 349 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 350 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 351 | uint32_t mapping_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 352 | uint32_t epu_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 353 | uint32_t : 26; |
| Pawel Zarembski |
0:01f31e923fe2 | 354 | } mxc_ioman_owm_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 355 | |
| Pawel Zarembski |
0:01f31e923fe2 | 356 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 357 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 358 | uint32_t core_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 359 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 360 | uint32_t quad_io_req : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 361 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 362 | uint32_t fast_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 363 | uint32_t : 19; |
| Pawel Zarembski |
0:01f31e923fe2 | 364 | } mxc_ioman_spis_req_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 365 | |
| Pawel Zarembski |
0:01f31e923fe2 | 366 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 367 | uint32_t : 4; |
| Pawel Zarembski |
0:01f31e923fe2 | 368 | uint32_t core_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 369 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 370 | uint32_t quad_io_ack : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 371 | uint32_t : 3; |
| Pawel Zarembski |
0:01f31e923fe2 | 372 | uint32_t fast_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 373 | uint32_t : 19; |
| Pawel Zarembski |
0:01f31e923fe2 | 374 | } mxc_ioman_spis_ack_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 375 | |
| Pawel Zarembski |
0:01f31e923fe2 | 376 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 377 | uint32_t slow_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 378 | uint32_t alt_rcvr_mode : 1; |
| Pawel Zarembski |
0:01f31e923fe2 | 379 | uint32_t : 30; |
| Pawel Zarembski |
0:01f31e923fe2 | 380 | } mxc_ioman_pad_mode_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 381 | |
| Pawel Zarembski |
0:01f31e923fe2 | 382 | |
| Pawel Zarembski |
0:01f31e923fe2 | 383 | /* |
| Pawel Zarembski |
0:01f31e923fe2 | 384 | Typedefed structure(s) for module registers (per instance or section) with direct 32-bit |
| Pawel Zarembski |
0:01f31e923fe2 | 385 | access to each register in module. |
| Pawel Zarembski |
0:01f31e923fe2 | 386 | */ |
| Pawel Zarembski |
0:01f31e923fe2 | 387 | |
| Pawel Zarembski |
0:01f31e923fe2 | 388 | /* Offset Register Description |
| Pawel Zarembski |
0:01f31e923fe2 | 389 | ============= ============================================================================ */ |
| Pawel Zarembski |
0:01f31e923fe2 | 390 | typedef struct { |
| Pawel Zarembski |
0:01f31e923fe2 | 391 | __IO uint32_t wud_req0; /* 0x0000 Wakeup Detect Mode Request Register 0 (P0/P1/P2/P3) */ |
| Pawel Zarembski |
0:01f31e923fe2 | 392 | __IO uint32_t wud_req1; /* 0x0004 Wakeup Detect Mode Request Register 1 (P4) */ |
| Pawel Zarembski |
0:01f31e923fe2 | 393 | __IO uint32_t wud_ack0; /* 0x0008 Wakeup Detect Mode Acknowledge Register 0 (P0/P1/P2/P3) */ |
| Pawel Zarembski |
0:01f31e923fe2 | 394 | __IO uint32_t wud_ack1; /* 0x000C Wakeup Detect Mode Acknowledge Register 1 (P4) */ |
| Pawel Zarembski |
0:01f31e923fe2 | 395 | __IO uint32_t ali_req0; /* 0x0010 Analog Input Request Register 0 (P0/P1/P2/P3) */ |
| Pawel Zarembski |
0:01f31e923fe2 | 396 | __IO uint32_t ali_req1; /* 0x0014 Analog Input Request Register 1 (P4) */ |
| Pawel Zarembski |
0:01f31e923fe2 | 397 | __IO uint32_t ali_ack0; /* 0x0018 Analog Input Acknowledge Register 0 (P0/P1/P2/P3) */ |
| Pawel Zarembski |
0:01f31e923fe2 | 398 | __IO uint32_t ali_ack1; /* 0x001C Analog Input Acknowledge Register 1 (P4) */ |
| Pawel Zarembski |
0:01f31e923fe2 | 399 | __IO uint32_t ali_connect0; /* 0x0020 Analog I/O Connection Control Register 0 */ |
| Pawel Zarembski |
0:01f31e923fe2 | 400 | __IO uint32_t ali_connect1; /* 0x0024 Analog I/O Connection Control Register 1 */ |
| Pawel Zarembski |
0:01f31e923fe2 | 401 | __IO uint32_t spix_req; /* 0x0028 SPIX I/O Mode Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 402 | __IO uint32_t spix_ack; /* 0x002C SPIX I/O Mode Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 403 | __IO uint32_t uart0_req; /* 0x0030 UART0 I/O Mode Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 404 | __IO uint32_t uart0_ack; /* 0x0034 UART0 I/O Mode Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 405 | __IO uint32_t uart1_req; /* 0x0038 UART1 I/O Mode Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 406 | __IO uint32_t uart1_ack; /* 0x003C UART1 I/O Mode Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 407 | __IO uint32_t uart2_req; /* 0x0040 UART2 I/O Mode Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 408 | __IO uint32_t uart2_ack; /* 0x0044 UART2 I/O Mode Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 409 | __R uint32_t rsv048[2]; /* 0x0048-0x004C */ |
| Pawel Zarembski |
0:01f31e923fe2 | 410 | __IO uint32_t i2cm0_req; /* 0x0050 I2C Master 0 I/O Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 411 | __IO uint32_t i2cm0_ack; /* 0x0054 I2C Master 0 I/O Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 412 | __IO uint32_t i2cm1_req; /* 0x0058 I2C Master 1 I/O Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 413 | __IO uint32_t i2cm1_ack; /* 0x005C I2C Master 1 I/O Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 414 | __R uint32_t rsv060[2]; /* 0x0060-0x0064 */ |
| Pawel Zarembski |
0:01f31e923fe2 | 415 | __IO uint32_t i2cs_req; /* 0x0068 I2C Slave I/O Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 416 | __IO uint32_t i2cs_ack; /* 0x006C I2C Slave I/O Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 417 | __IO uint32_t spim0_req; /* 0x0070 SPI Master 0 I/O Mode Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 418 | __IO uint32_t spim0_ack; /* 0x0074 SPI Master 0 I/O Mode Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 419 | __IO uint32_t spim1_req; /* 0x0078 SPI Master 1 I/O Mode Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 420 | __IO uint32_t spim1_ack; /* 0x007C SPI Master 1 I/O Mode Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 421 | __IO uint32_t spim2_req; /* 0x0080 SPI Master 2 I/O Mode Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 422 | __IO uint32_t spim2_ack; /* 0x0084 SPI Master 2 I/O Mode Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 423 | __R uint32_t rsv088[2]; /* 0x0088-0x008C */ |
| Pawel Zarembski |
0:01f31e923fe2 | 424 | __IO uint32_t owm_req; /* 0x0090 1-Wire Master I/O Mode Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 425 | __IO uint32_t owm_ack; /* 0x0094 1-Wire Master I/O Mode Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 426 | __IO uint32_t spis_req; /* 0x0098 SPI Slave I/O Mode Request */ |
| Pawel Zarembski |
0:01f31e923fe2 | 427 | __IO uint32_t spis_ack; /* 0x009C SPI Slave I/O Mode Acknowledge */ |
| Pawel Zarembski |
0:01f31e923fe2 | 428 | __R uint32_t rsv0A0[24]; /* 0x00A0-0x00FC */ |
| Pawel Zarembski |
0:01f31e923fe2 | 429 | __IO uint32_t use_vddioh_0; /* 0x0100 Enable VDDIOH Register 0 */ |
| Pawel Zarembski |
0:01f31e923fe2 | 430 | __IO uint32_t use_vddioh_1; /* 0x0104 Enable VDDIOH Register 1 */ |
| Pawel Zarembski |
0:01f31e923fe2 | 431 | __R uint32_t rsv108[2]; /* 0x0108-0x010C */ |
| Pawel Zarembski |
0:01f31e923fe2 | 432 | __IO uint32_t pad_mode; /* 0x0110 Pad Mode Control Register */ |
| Pawel Zarembski |
0:01f31e923fe2 | 433 | } mxc_ioman_regs_t; |
| Pawel Zarembski |
0:01f31e923fe2 | 434 | |
| Pawel Zarembski |
0:01f31e923fe2 | 435 | |
| Pawel Zarembski |
0:01f31e923fe2 | 436 | /* |
| Pawel Zarembski |
0:01f31e923fe2 | 437 | Register offsets for module IOMAN. |
| Pawel Zarembski |
0:01f31e923fe2 | 438 | */ |
| Pawel Zarembski |
0:01f31e923fe2 | 439 | |
| Pawel Zarembski |
0:01f31e923fe2 | 440 | #define MXC_R_IOMAN_OFFS_WUD_REQ0 ((uint32_t)0x00000000UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 441 | #define MXC_R_IOMAN_OFFS_WUD_REQ1 ((uint32_t)0x00000004UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 442 | #define MXC_R_IOMAN_OFFS_WUD_ACK0 ((uint32_t)0x00000008UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 443 | #define MXC_R_IOMAN_OFFS_WUD_ACK1 ((uint32_t)0x0000000CUL) |
| Pawel Zarembski |
0:01f31e923fe2 | 444 | #define MXC_R_IOMAN_OFFS_ALI_REQ0 ((uint32_t)0x00000010UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 445 | #define MXC_R_IOMAN_OFFS_ALI_REQ1 ((uint32_t)0x00000014UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 446 | #define MXC_R_IOMAN_OFFS_ALI_ACK0 ((uint32_t)0x00000018UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 447 | #define MXC_R_IOMAN_OFFS_ALI_ACK1 ((uint32_t)0x0000001CUL) |
| Pawel Zarembski |
0:01f31e923fe2 | 448 | #define MXC_R_IOMAN_OFFS_ALI_CONNECT0 ((uint32_t)0x00000020UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 449 | #define MXC_R_IOMAN_OFFS_ALI_CONNECT1 ((uint32_t)0x00000024UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 450 | #define MXC_R_IOMAN_OFFS_SPIX_REQ ((uint32_t)0x00000028UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 451 | #define MXC_R_IOMAN_OFFS_SPIX_ACK ((uint32_t)0x0000002CUL) |
| Pawel Zarembski |
0:01f31e923fe2 | 452 | #define MXC_R_IOMAN_OFFS_UART0_REQ ((uint32_t)0x00000030UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 453 | #define MXC_R_IOMAN_OFFS_UART0_ACK ((uint32_t)0x00000034UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 454 | #define MXC_R_IOMAN_OFFS_UART1_REQ ((uint32_t)0x00000038UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 455 | #define MXC_R_IOMAN_OFFS_UART1_ACK ((uint32_t)0x0000003CUL) |
| Pawel Zarembski |
0:01f31e923fe2 | 456 | #define MXC_R_IOMAN_OFFS_UART2_REQ ((uint32_t)0x00000040UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 457 | #define MXC_R_IOMAN_OFFS_UART2_ACK ((uint32_t)0x00000044UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 458 | #define MXC_R_IOMAN_OFFS_I2CM0_REQ ((uint32_t)0x00000050UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 459 | #define MXC_R_IOMAN_OFFS_I2CM0_ACK ((uint32_t)0x00000054UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 460 | #define MXC_R_IOMAN_OFFS_I2CM1_REQ ((uint32_t)0x00000058UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 461 | #define MXC_R_IOMAN_OFFS_I2CM1_ACK ((uint32_t)0x0000005CUL) |
| Pawel Zarembski |
0:01f31e923fe2 | 462 | #define MXC_R_IOMAN_OFFS_I2CS_REQ ((uint32_t)0x00000068UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 463 | #define MXC_R_IOMAN_OFFS_I2CS_ACK ((uint32_t)0x0000006CUL) |
| Pawel Zarembski |
0:01f31e923fe2 | 464 | #define MXC_R_IOMAN_OFFS_SPIM0_REQ ((uint32_t)0x00000070UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 465 | #define MXC_R_IOMAN_OFFS_SPIM0_ACK ((uint32_t)0x00000074UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 466 | #define MXC_R_IOMAN_OFFS_SPIM1_REQ ((uint32_t)0x00000078UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 467 | #define MXC_R_IOMAN_OFFS_SPIM1_ACK ((uint32_t)0x0000007CUL) |
| Pawel Zarembski |
0:01f31e923fe2 | 468 | #define MXC_R_IOMAN_OFFS_SPIM2_REQ ((uint32_t)0x00000080UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 469 | #define MXC_R_IOMAN_OFFS_SPIM2_ACK ((uint32_t)0x00000084UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 470 | #define MXC_R_IOMAN_OFFS_OWM_REQ ((uint32_t)0x00000090UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 471 | #define MXC_R_IOMAN_OFFS_OWM_ACK ((uint32_t)0x00000094UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 472 | #define MXC_R_IOMAN_OFFS_SPIS_REQ ((uint32_t)0x00000098UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 473 | #define MXC_R_IOMAN_OFFS_SPIS_ACK ((uint32_t)0x0000009CUL) |
| Pawel Zarembski |
0:01f31e923fe2 | 474 | #define MXC_R_IOMAN_OFFS_USE_VDDIOH_0 ((uint32_t)0x00000100UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 475 | #define MXC_R_IOMAN_OFFS_USE_VDDIOH_1 ((uint32_t)0x00000104UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 476 | #define MXC_R_IOMAN_OFFS_PAD_MODE ((uint32_t)0x00000110UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 477 | |
| Pawel Zarembski |
0:01f31e923fe2 | 478 | |
| Pawel Zarembski |
0:01f31e923fe2 | 479 | /* |
| Pawel Zarembski |
0:01f31e923fe2 | 480 | Field positions and masks for module IOMAN. |
| Pawel Zarembski |
0:01f31e923fe2 | 481 | */ |
| Pawel Zarembski |
0:01f31e923fe2 | 482 | |
| Pawel Zarembski |
0:01f31e923fe2 | 483 | #define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P0_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 484 | #define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P0 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P0_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 485 | #define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P1_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 486 | #define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P1 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P1_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 487 | #define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P2_POS 16 |
| Pawel Zarembski |
0:01f31e923fe2 | 488 | #define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P2 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P2_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 489 | #define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P3_POS 24 |
| Pawel Zarembski |
0:01f31e923fe2 | 490 | #define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P3 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P3_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 491 | |
| Pawel Zarembski |
0:01f31e923fe2 | 492 | #define MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P4_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 493 | #define MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P4 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P4_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 494 | |
| Pawel Zarembski |
0:01f31e923fe2 | 495 | #define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P0_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 496 | #define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P0 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P0_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 497 | #define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P1_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 498 | #define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P1 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P1_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 499 | #define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P2_POS 16 |
| Pawel Zarembski |
0:01f31e923fe2 | 500 | #define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P2 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P2_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 501 | #define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P3_POS 24 |
| Pawel Zarembski |
0:01f31e923fe2 | 502 | #define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P3 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P3_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 503 | |
| Pawel Zarembski |
0:01f31e923fe2 | 504 | #define MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P4_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 505 | #define MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P4 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P4_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 506 | |
| Pawel Zarembski |
0:01f31e923fe2 | 507 | #define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P0_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 508 | #define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P0 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P0_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 509 | #define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P1_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 510 | #define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P1 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P1_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 511 | #define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P2_POS 16 |
| Pawel Zarembski |
0:01f31e923fe2 | 512 | #define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P2 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P2_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 513 | #define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P3_POS 24 |
| Pawel Zarembski |
0:01f31e923fe2 | 514 | #define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P3 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P3_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 515 | |
| Pawel Zarembski |
0:01f31e923fe2 | 516 | #define MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P4_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 517 | #define MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P4 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P4_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 518 | |
| Pawel Zarembski |
0:01f31e923fe2 | 519 | #define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P0_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 520 | #define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P0 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P0_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 521 | #define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P1_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 522 | #define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P1 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P1_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 523 | #define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P2_POS 16 |
| Pawel Zarembski |
0:01f31e923fe2 | 524 | #define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P2 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P2_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 525 | #define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P3_POS 24 |
| Pawel Zarembski |
0:01f31e923fe2 | 526 | #define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P3 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P3_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 527 | |
| Pawel Zarembski |
0:01f31e923fe2 | 528 | #define MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P4_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 529 | #define MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P4 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P4_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 530 | |
| Pawel Zarembski |
0:01f31e923fe2 | 531 | #define MXC_F_IOMAN_SPIX_REQ_CORE_IO_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 532 | #define MXC_F_IOMAN_SPIX_REQ_CORE_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_REQ_CORE_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 533 | #define MXC_F_IOMAN_SPIX_REQ_SS0_IO_REQ_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 534 | #define MXC_F_IOMAN_SPIX_REQ_SS0_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_REQ_SS0_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 535 | #define MXC_F_IOMAN_SPIX_REQ_SS1_IO_REQ_POS 9 |
| Pawel Zarembski |
0:01f31e923fe2 | 536 | #define MXC_F_IOMAN_SPIX_REQ_SS1_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_REQ_SS1_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 537 | #define MXC_F_IOMAN_SPIX_REQ_SS2_IO_REQ_POS 10 |
| Pawel Zarembski |
0:01f31e923fe2 | 538 | #define MXC_F_IOMAN_SPIX_REQ_SS2_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_REQ_SS2_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 539 | #define MXC_F_IOMAN_SPIX_REQ_QUAD_IO_REQ_POS 12 |
| Pawel Zarembski |
0:01f31e923fe2 | 540 | #define MXC_F_IOMAN_SPIX_REQ_QUAD_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_REQ_QUAD_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 541 | #define MXC_F_IOMAN_SPIX_REQ_FAST_MODE_POS 16 |
| Pawel Zarembski |
0:01f31e923fe2 | 542 | #define MXC_F_IOMAN_SPIX_REQ_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_REQ_FAST_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 543 | |
| Pawel Zarembski |
0:01f31e923fe2 | 544 | #define MXC_F_IOMAN_SPIX_ACK_CORE_IO_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 545 | #define MXC_F_IOMAN_SPIX_ACK_CORE_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_ACK_CORE_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 546 | #define MXC_F_IOMAN_SPIX_ACK_SS0_IO_ACK_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 547 | #define MXC_F_IOMAN_SPIX_ACK_SS0_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_ACK_SS0_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 548 | #define MXC_F_IOMAN_SPIX_ACK_SS1_IO_ACK_POS 9 |
| Pawel Zarembski |
0:01f31e923fe2 | 549 | #define MXC_F_IOMAN_SPIX_ACK_SS1_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_ACK_SS1_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 550 | #define MXC_F_IOMAN_SPIX_ACK_SS2_IO_ACK_POS 10 |
| Pawel Zarembski |
0:01f31e923fe2 | 551 | #define MXC_F_IOMAN_SPIX_ACK_SS2_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_ACK_SS2_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 552 | #define MXC_F_IOMAN_SPIX_ACK_QUAD_IO_ACK_POS 12 |
| Pawel Zarembski |
0:01f31e923fe2 | 553 | #define MXC_F_IOMAN_SPIX_ACK_QUAD_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_ACK_QUAD_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 554 | #define MXC_F_IOMAN_SPIX_ACK_FAST_MODE_POS 16 |
| Pawel Zarembski |
0:01f31e923fe2 | 555 | #define MXC_F_IOMAN_SPIX_ACK_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIX_ACK_FAST_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 556 | |
| Pawel Zarembski |
0:01f31e923fe2 | 557 | #define MXC_F_IOMAN_UART0_REQ_IO_MAP_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 558 | #define MXC_F_IOMAN_UART0_REQ_IO_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_REQ_IO_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 559 | #define MXC_F_IOMAN_UART0_REQ_CTS_MAP_POS 1 |
| Pawel Zarembski |
0:01f31e923fe2 | 560 | #define MXC_F_IOMAN_UART0_REQ_CTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_REQ_CTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 561 | #define MXC_F_IOMAN_UART0_REQ_RTS_MAP_POS 2 |
| Pawel Zarembski |
0:01f31e923fe2 | 562 | #define MXC_F_IOMAN_UART0_REQ_RTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_REQ_RTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 563 | #define MXC_F_IOMAN_UART0_REQ_IO_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 564 | #define MXC_F_IOMAN_UART0_REQ_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_REQ_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 565 | #define MXC_F_IOMAN_UART0_REQ_CTS_IO_REQ_POS 5 |
| Pawel Zarembski |
0:01f31e923fe2 | 566 | #define MXC_F_IOMAN_UART0_REQ_CTS_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_REQ_CTS_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 567 | #define MXC_F_IOMAN_UART0_REQ_RTS_IO_REQ_POS 6 |
| Pawel Zarembski |
0:01f31e923fe2 | 568 | #define MXC_F_IOMAN_UART0_REQ_RTS_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_REQ_RTS_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 569 | |
| Pawel Zarembski |
0:01f31e923fe2 | 570 | #define MXC_F_IOMAN_UART0_ACK_IO_MAP_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 571 | #define MXC_F_IOMAN_UART0_ACK_IO_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_ACK_IO_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 572 | #define MXC_F_IOMAN_UART0_ACK_CTS_MAP_POS 1 |
| Pawel Zarembski |
0:01f31e923fe2 | 573 | #define MXC_F_IOMAN_UART0_ACK_CTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_ACK_CTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 574 | #define MXC_F_IOMAN_UART0_ACK_RTS_MAP_POS 2 |
| Pawel Zarembski |
0:01f31e923fe2 | 575 | #define MXC_F_IOMAN_UART0_ACK_RTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_ACK_RTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 576 | #define MXC_F_IOMAN_UART0_ACK_IO_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 577 | #define MXC_F_IOMAN_UART0_ACK_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_ACK_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 578 | #define MXC_F_IOMAN_UART0_ACK_CTS_IO_ACK_POS 5 |
| Pawel Zarembski |
0:01f31e923fe2 | 579 | #define MXC_F_IOMAN_UART0_ACK_CTS_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_ACK_CTS_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 580 | #define MXC_F_IOMAN_UART0_ACK_RTS_IO_ACK_POS 6 |
| Pawel Zarembski |
0:01f31e923fe2 | 581 | #define MXC_F_IOMAN_UART0_ACK_RTS_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART0_ACK_RTS_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 582 | |
| Pawel Zarembski |
0:01f31e923fe2 | 583 | #define MXC_F_IOMAN_UART1_REQ_IO_MAP_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 584 | #define MXC_F_IOMAN_UART1_REQ_IO_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_REQ_IO_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 585 | #define MXC_F_IOMAN_UART1_REQ_CTS_MAP_POS 1 |
| Pawel Zarembski |
0:01f31e923fe2 | 586 | #define MXC_F_IOMAN_UART1_REQ_CTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_REQ_CTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 587 | #define MXC_F_IOMAN_UART1_REQ_RTS_MAP_POS 2 |
| Pawel Zarembski |
0:01f31e923fe2 | 588 | #define MXC_F_IOMAN_UART1_REQ_RTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_REQ_RTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 589 | #define MXC_F_IOMAN_UART1_REQ_IO_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 590 | #define MXC_F_IOMAN_UART1_REQ_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_REQ_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 591 | #define MXC_F_IOMAN_UART1_REQ_CTS_IO_REQ_POS 5 |
| Pawel Zarembski |
0:01f31e923fe2 | 592 | #define MXC_F_IOMAN_UART1_REQ_CTS_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_REQ_CTS_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 593 | #define MXC_F_IOMAN_UART1_REQ_RTS_IO_REQ_POS 6 |
| Pawel Zarembski |
0:01f31e923fe2 | 594 | #define MXC_F_IOMAN_UART1_REQ_RTS_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_REQ_RTS_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 595 | |
| Pawel Zarembski |
0:01f31e923fe2 | 596 | #define MXC_F_IOMAN_UART1_ACK_IO_MAP_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 597 | #define MXC_F_IOMAN_UART1_ACK_IO_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_ACK_IO_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 598 | #define MXC_F_IOMAN_UART1_ACK_CTS_MAP_POS 1 |
| Pawel Zarembski |
0:01f31e923fe2 | 599 | #define MXC_F_IOMAN_UART1_ACK_CTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_ACK_CTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 600 | #define MXC_F_IOMAN_UART1_ACK_RTS_MAP_POS 2 |
| Pawel Zarembski |
0:01f31e923fe2 | 601 | #define MXC_F_IOMAN_UART1_ACK_RTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_ACK_RTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 602 | #define MXC_F_IOMAN_UART1_ACK_IO_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 603 | #define MXC_F_IOMAN_UART1_ACK_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_ACK_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 604 | #define MXC_F_IOMAN_UART1_ACK_CTS_IO_ACK_POS 5 |
| Pawel Zarembski |
0:01f31e923fe2 | 605 | #define MXC_F_IOMAN_UART1_ACK_CTS_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_ACK_CTS_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 606 | #define MXC_F_IOMAN_UART1_ACK_RTS_IO_ACK_POS 6 |
| Pawel Zarembski |
0:01f31e923fe2 | 607 | #define MXC_F_IOMAN_UART1_ACK_RTS_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART1_ACK_RTS_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 608 | |
| Pawel Zarembski |
0:01f31e923fe2 | 609 | #define MXC_F_IOMAN_UART2_REQ_IO_MAP_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 610 | #define MXC_F_IOMAN_UART2_REQ_IO_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_REQ_IO_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 611 | #define MXC_F_IOMAN_UART2_REQ_CTS_MAP_POS 1 |
| Pawel Zarembski |
0:01f31e923fe2 | 612 | #define MXC_F_IOMAN_UART2_REQ_CTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_REQ_CTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 613 | #define MXC_F_IOMAN_UART2_REQ_RTS_MAP_POS 2 |
| Pawel Zarembski |
0:01f31e923fe2 | 614 | #define MXC_F_IOMAN_UART2_REQ_RTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_REQ_RTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 615 | #define MXC_F_IOMAN_UART2_REQ_IO_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 616 | #define MXC_F_IOMAN_UART2_REQ_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_REQ_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 617 | #define MXC_F_IOMAN_UART2_REQ_CTS_IO_REQ_POS 5 |
| Pawel Zarembski |
0:01f31e923fe2 | 618 | #define MXC_F_IOMAN_UART2_REQ_CTS_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_REQ_CTS_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 619 | #define MXC_F_IOMAN_UART2_REQ_RTS_IO_REQ_POS 6 |
| Pawel Zarembski |
0:01f31e923fe2 | 620 | #define MXC_F_IOMAN_UART2_REQ_RTS_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_REQ_RTS_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 621 | |
| Pawel Zarembski |
0:01f31e923fe2 | 622 | #define MXC_F_IOMAN_UART2_ACK_IO_MAP_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 623 | #define MXC_F_IOMAN_UART2_ACK_IO_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_ACK_IO_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 624 | #define MXC_F_IOMAN_UART2_ACK_CTS_MAP_POS 1 |
| Pawel Zarembski |
0:01f31e923fe2 | 625 | #define MXC_F_IOMAN_UART2_ACK_CTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_ACK_CTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 626 | #define MXC_F_IOMAN_UART2_ACK_RTS_MAP_POS 2 |
| Pawel Zarembski |
0:01f31e923fe2 | 627 | #define MXC_F_IOMAN_UART2_ACK_RTS_MAP ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_ACK_RTS_MAP_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 628 | #define MXC_F_IOMAN_UART2_ACK_IO_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 629 | #define MXC_F_IOMAN_UART2_ACK_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_ACK_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 630 | #define MXC_F_IOMAN_UART2_ACK_CTS_IO_ACK_POS 5 |
| Pawel Zarembski |
0:01f31e923fe2 | 631 | #define MXC_F_IOMAN_UART2_ACK_CTS_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_ACK_CTS_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 632 | #define MXC_F_IOMAN_UART2_ACK_RTS_IO_ACK_POS 6 |
| Pawel Zarembski |
0:01f31e923fe2 | 633 | #define MXC_F_IOMAN_UART2_ACK_RTS_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART2_ACK_RTS_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 634 | |
| Pawel Zarembski |
0:01f31e923fe2 | 635 | #define MXC_F_IOMAN_I2CM0_REQ_MAPPING_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 636 | #define MXC_F_IOMAN_I2CM0_REQ_MAPPING_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_I2CM0_REQ_MAPPING_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 637 | #define MXC_F_IOMAN_I2CM0_REQ_SCL_PUSH_PULL_POS 5 |
| Pawel Zarembski |
0:01f31e923fe2 | 638 | #define MXC_F_IOMAN_I2CM0_REQ_SCL_PUSH_PULL ((uint32_t)(0x00000001UL << MXC_F_IOMAN_I2CM0_REQ_SCL_PUSH_PULL_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 639 | |
| Pawel Zarembski |
0:01f31e923fe2 | 640 | #define MXC_F_IOMAN_I2CM0_ACK_MAPPING_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 641 | #define MXC_F_IOMAN_I2CM0_ACK_MAPPING_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_I2CM0_ACK_MAPPING_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 642 | |
| Pawel Zarembski |
0:01f31e923fe2 | 643 | #define MXC_F_IOMAN_I2CM1_REQ_MAPPING_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 644 | #define MXC_F_IOMAN_I2CM1_REQ_MAPPING_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_I2CM1_REQ_MAPPING_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 645 | #define MXC_F_IOMAN_I2CM1_REQ_SCL_PUSH_PULL_POS 5 |
| Pawel Zarembski |
0:01f31e923fe2 | 646 | #define MXC_F_IOMAN_I2CM1_REQ_SCL_PUSH_PULL ((uint32_t)(0x00000001UL << MXC_F_IOMAN_I2CM1_REQ_SCL_PUSH_PULL_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 647 | |
| Pawel Zarembski |
0:01f31e923fe2 | 648 | #define MXC_F_IOMAN_I2CM1_ACK_MAPPING_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 649 | #define MXC_F_IOMAN_I2CM1_ACK_MAPPING_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_I2CM1_ACK_MAPPING_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 650 | |
| Pawel Zarembski |
0:01f31e923fe2 | 651 | #define MXC_F_IOMAN_I2CS_REQ_IO_SEL_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 652 | #define MXC_F_IOMAN_I2CS_REQ_IO_SEL ((uint32_t)(0x00000003UL << MXC_F_IOMAN_I2CS_REQ_IO_SEL_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 653 | #define MXC_F_IOMAN_I2CS_REQ_MAPPING_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 654 | #define MXC_F_IOMAN_I2CS_REQ_MAPPING_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_I2CS_REQ_MAPPING_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 655 | |
| Pawel Zarembski |
0:01f31e923fe2 | 656 | #define MXC_F_IOMAN_I2CS_ACK_IO_SEL_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 657 | #define MXC_F_IOMAN_I2CS_ACK_IO_SEL ((uint32_t)(0x00000003UL << MXC_F_IOMAN_I2CS_ACK_IO_SEL_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 658 | #define MXC_F_IOMAN_I2CS_ACK_MAPPING_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 659 | #define MXC_F_IOMAN_I2CS_ACK_MAPPING_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_I2CS_ACK_MAPPING_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 660 | |
| Pawel Zarembski |
0:01f31e923fe2 | 661 | #define MXC_F_IOMAN_SPIM0_REQ_CORE_IO_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 662 | #define MXC_F_IOMAN_SPIM0_REQ_CORE_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_REQ_CORE_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 663 | #define MXC_F_IOMAN_SPIM0_REQ_SS0_IO_REQ_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 664 | #define MXC_F_IOMAN_SPIM0_REQ_SS0_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_REQ_SS0_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 665 | #define MXC_F_IOMAN_SPIM0_REQ_SS1_IO_REQ_POS 9 |
| Pawel Zarembski |
0:01f31e923fe2 | 666 | #define MXC_F_IOMAN_SPIM0_REQ_SS1_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_REQ_SS1_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 667 | #define MXC_F_IOMAN_SPIM0_REQ_SS2_IO_REQ_POS 10 |
| Pawel Zarembski |
0:01f31e923fe2 | 668 | #define MXC_F_IOMAN_SPIM0_REQ_SS2_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_REQ_SS2_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 669 | #define MXC_F_IOMAN_SPIM0_REQ_SS3_IO_REQ_POS 11 |
| Pawel Zarembski |
0:01f31e923fe2 | 670 | #define MXC_F_IOMAN_SPIM0_REQ_SS3_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_REQ_SS3_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 671 | #define MXC_F_IOMAN_SPIM0_REQ_SS4_IO_REQ_POS 12 |
| Pawel Zarembski |
0:01f31e923fe2 | 672 | #define MXC_F_IOMAN_SPIM0_REQ_SS4_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_REQ_SS4_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 673 | #define MXC_F_IOMAN_SPIM0_REQ_QUAD_IO_REQ_POS 20 |
| Pawel Zarembski |
0:01f31e923fe2 | 674 | #define MXC_F_IOMAN_SPIM0_REQ_QUAD_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_REQ_QUAD_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 675 | #define MXC_F_IOMAN_SPIM0_REQ_FAST_MODE_POS 24 |
| Pawel Zarembski |
0:01f31e923fe2 | 676 | #define MXC_F_IOMAN_SPIM0_REQ_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_REQ_FAST_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 677 | |
| Pawel Zarembski |
0:01f31e923fe2 | 678 | #define MXC_F_IOMAN_SPIM0_ACK_CORE_IO_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 679 | #define MXC_F_IOMAN_SPIM0_ACK_CORE_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_ACK_CORE_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 680 | #define MXC_F_IOMAN_SPIM0_ACK_SS0_IO_ACK_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 681 | #define MXC_F_IOMAN_SPIM0_ACK_SS0_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_ACK_SS0_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 682 | #define MXC_F_IOMAN_SPIM0_ACK_SS1_IO_ACK_POS 9 |
| Pawel Zarembski |
0:01f31e923fe2 | 683 | #define MXC_F_IOMAN_SPIM0_ACK_SS1_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_ACK_SS1_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 684 | #define MXC_F_IOMAN_SPIM0_ACK_SS2_IO_ACK_POS 10 |
| Pawel Zarembski |
0:01f31e923fe2 | 685 | #define MXC_F_IOMAN_SPIM0_ACK_SS2_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_ACK_SS2_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 686 | #define MXC_F_IOMAN_SPIM0_ACK_SS3_IO_ACK_POS 11 |
| Pawel Zarembski |
0:01f31e923fe2 | 687 | #define MXC_F_IOMAN_SPIM0_ACK_SS3_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_ACK_SS3_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 688 | #define MXC_F_IOMAN_SPIM0_ACK_SS4_IO_ACK_POS 12 |
| Pawel Zarembski |
0:01f31e923fe2 | 689 | #define MXC_F_IOMAN_SPIM0_ACK_SS4_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_ACK_SS4_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 690 | #define MXC_F_IOMAN_SPIM0_ACK_QUAD_IO_ACK_POS 20 |
| Pawel Zarembski |
0:01f31e923fe2 | 691 | #define MXC_F_IOMAN_SPIM0_ACK_QUAD_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_ACK_QUAD_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 692 | #define MXC_F_IOMAN_SPIM0_ACK_FAST_MODE_POS 24 |
| Pawel Zarembski |
0:01f31e923fe2 | 693 | #define MXC_F_IOMAN_SPIM0_ACK_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM0_ACK_FAST_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 694 | |
| Pawel Zarembski |
0:01f31e923fe2 | 695 | #define MXC_F_IOMAN_SPIM1_REQ_CORE_IO_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 696 | #define MXC_F_IOMAN_SPIM1_REQ_CORE_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_REQ_CORE_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 697 | #define MXC_F_IOMAN_SPIM1_REQ_SS0_IO_REQ_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 698 | #define MXC_F_IOMAN_SPIM1_REQ_SS0_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_REQ_SS0_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 699 | #define MXC_F_IOMAN_SPIM1_REQ_SS1_IO_REQ_POS 9 |
| Pawel Zarembski |
0:01f31e923fe2 | 700 | #define MXC_F_IOMAN_SPIM1_REQ_SS1_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_REQ_SS1_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 701 | #define MXC_F_IOMAN_SPIM1_REQ_SS2_IO_REQ_POS 10 |
| Pawel Zarembski |
0:01f31e923fe2 | 702 | #define MXC_F_IOMAN_SPIM1_REQ_SS2_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_REQ_SS2_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 703 | #define MXC_F_IOMAN_SPIM1_REQ_QUAD_IO_REQ_POS 20 |
| Pawel Zarembski |
0:01f31e923fe2 | 704 | #define MXC_F_IOMAN_SPIM1_REQ_QUAD_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_REQ_QUAD_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 705 | #define MXC_F_IOMAN_SPIM1_REQ_FAST_MODE_POS 24 |
| Pawel Zarembski |
0:01f31e923fe2 | 706 | #define MXC_F_IOMAN_SPIM1_REQ_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_REQ_FAST_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 707 | |
| Pawel Zarembski |
0:01f31e923fe2 | 708 | #define MXC_F_IOMAN_SPIM1_ACK_CORE_IO_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 709 | #define MXC_F_IOMAN_SPIM1_ACK_CORE_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_ACK_CORE_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 710 | #define MXC_F_IOMAN_SPIM1_ACK_SS0_IO_ACK_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 711 | #define MXC_F_IOMAN_SPIM1_ACK_SS0_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_ACK_SS0_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 712 | #define MXC_F_IOMAN_SPIM1_ACK_SS1_IO_ACK_POS 9 |
| Pawel Zarembski |
0:01f31e923fe2 | 713 | #define MXC_F_IOMAN_SPIM1_ACK_SS1_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_ACK_SS1_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 714 | #define MXC_F_IOMAN_SPIM1_ACK_SS2_IO_ACK_POS 10 |
| Pawel Zarembski |
0:01f31e923fe2 | 715 | #define MXC_F_IOMAN_SPIM1_ACK_SS2_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_ACK_SS2_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 716 | #define MXC_F_IOMAN_SPIM1_ACK_QUAD_IO_ACK_POS 20 |
| Pawel Zarembski |
0:01f31e923fe2 | 717 | #define MXC_F_IOMAN_SPIM1_ACK_QUAD_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_ACK_QUAD_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 718 | #define MXC_F_IOMAN_SPIM1_ACK_FAST_MODE_POS 24 |
| Pawel Zarembski |
0:01f31e923fe2 | 719 | #define MXC_F_IOMAN_SPIM1_ACK_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM1_ACK_FAST_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 720 | |
| Pawel Zarembski |
0:01f31e923fe2 | 721 | #define MXC_F_IOMAN_SPIM2_REQ_MAPPING_REQ_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 722 | #define MXC_F_IOMAN_SPIM2_REQ_MAPPING_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_REQ_MAPPING_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 723 | #define MXC_F_IOMAN_SPIM2_REQ_CORE_IO_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 724 | #define MXC_F_IOMAN_SPIM2_REQ_CORE_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_REQ_CORE_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 725 | #define MXC_F_IOMAN_SPIM2_REQ_SS0_IO_REQ_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 726 | #define MXC_F_IOMAN_SPIM2_REQ_SS0_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_REQ_SS0_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 727 | #define MXC_F_IOMAN_SPIM2_REQ_SS1_IO_REQ_POS 9 |
| Pawel Zarembski |
0:01f31e923fe2 | 728 | #define MXC_F_IOMAN_SPIM2_REQ_SS1_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_REQ_SS1_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 729 | #define MXC_F_IOMAN_SPIM2_REQ_SS2_IO_REQ_POS 10 |
| Pawel Zarembski |
0:01f31e923fe2 | 730 | #define MXC_F_IOMAN_SPIM2_REQ_SS2_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_REQ_SS2_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 731 | #define MXC_F_IOMAN_SPIM2_REQ_SR0_IO_REQ_POS 16 |
| Pawel Zarembski |
0:01f31e923fe2 | 732 | #define MXC_F_IOMAN_SPIM2_REQ_SR0_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_REQ_SR0_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 733 | #define MXC_F_IOMAN_SPIM2_REQ_SR1_IO_REQ_POS 17 |
| Pawel Zarembski |
0:01f31e923fe2 | 734 | #define MXC_F_IOMAN_SPIM2_REQ_SR1_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_REQ_SR1_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 735 | #define MXC_F_IOMAN_SPIM2_REQ_FAST_MODE_POS 24 |
| Pawel Zarembski |
0:01f31e923fe2 | 736 | #define MXC_F_IOMAN_SPIM2_REQ_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_REQ_FAST_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 737 | |
| Pawel Zarembski |
0:01f31e923fe2 | 738 | #define MXC_F_IOMAN_SPIM2_ACK_MAPPING_ACK_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 739 | #define MXC_F_IOMAN_SPIM2_ACK_MAPPING_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_ACK_MAPPING_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 740 | #define MXC_F_IOMAN_SPIM2_ACK_CORE_IO_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 741 | #define MXC_F_IOMAN_SPIM2_ACK_CORE_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_ACK_CORE_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 742 | #define MXC_F_IOMAN_SPIM2_ACK_SS0_IO_ACK_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 743 | #define MXC_F_IOMAN_SPIM2_ACK_SS0_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_ACK_SS0_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 744 | #define MXC_F_IOMAN_SPIM2_ACK_SS1_IO_ACK_POS 9 |
| Pawel Zarembski |
0:01f31e923fe2 | 745 | #define MXC_F_IOMAN_SPIM2_ACK_SS1_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_ACK_SS1_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 746 | #define MXC_F_IOMAN_SPIM2_ACK_SS2_IO_ACK_POS 10 |
| Pawel Zarembski |
0:01f31e923fe2 | 747 | #define MXC_F_IOMAN_SPIM2_ACK_SS2_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_ACK_SS2_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 748 | #define MXC_F_IOMAN_SPIM2_ACK_SR0_IO_REQ_POS 16 |
| Pawel Zarembski |
0:01f31e923fe2 | 749 | #define MXC_F_IOMAN_SPIM2_ACK_SR0_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_ACK_SR0_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 750 | #define MXC_F_IOMAN_SPIM2_ACK_SR1_IO_REQ_POS 17 |
| Pawel Zarembski |
0:01f31e923fe2 | 751 | #define MXC_F_IOMAN_SPIM2_ACK_SR1_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_ACK_SR1_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 752 | #define MXC_F_IOMAN_SPIM2_ACK_FAST_MODE_POS 24 |
| Pawel Zarembski |
0:01f31e923fe2 | 753 | #define MXC_F_IOMAN_SPIM2_ACK_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIM2_ACK_FAST_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 754 | |
| Pawel Zarembski |
0:01f31e923fe2 | 755 | #define MXC_F_IOMAN_OWM_REQ_MAPPING_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 756 | #define MXC_F_IOMAN_OWM_REQ_MAPPING_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_OWM_REQ_MAPPING_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 757 | #define MXC_F_IOMAN_OWM_REQ_EPU_IO_REQ_POS 5 |
| Pawel Zarembski |
0:01f31e923fe2 | 758 | #define MXC_F_IOMAN_OWM_REQ_EPU_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_OWM_REQ_EPU_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 759 | |
| Pawel Zarembski |
0:01f31e923fe2 | 760 | #define MXC_F_IOMAN_OWM_ACK_MAPPING_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 761 | #define MXC_F_IOMAN_OWM_ACK_MAPPING_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_OWM_ACK_MAPPING_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 762 | #define MXC_F_IOMAN_OWM_ACK_EPU_IO_ACK_POS 5 |
| Pawel Zarembski |
0:01f31e923fe2 | 763 | #define MXC_F_IOMAN_OWM_ACK_EPU_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_OWM_ACK_EPU_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 764 | |
| Pawel Zarembski |
0:01f31e923fe2 | 765 | #define MXC_F_IOMAN_SPIS_REQ_CORE_IO_REQ_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 766 | #define MXC_F_IOMAN_SPIS_REQ_CORE_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIS_REQ_CORE_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 767 | #define MXC_F_IOMAN_SPIS_REQ_QUAD_IO_REQ_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 768 | #define MXC_F_IOMAN_SPIS_REQ_QUAD_IO_REQ ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIS_REQ_QUAD_IO_REQ_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 769 | #define MXC_F_IOMAN_SPIS_REQ_FAST_MODE_POS 12 |
| Pawel Zarembski |
0:01f31e923fe2 | 770 | #define MXC_F_IOMAN_SPIS_REQ_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIS_REQ_FAST_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 771 | |
| Pawel Zarembski |
0:01f31e923fe2 | 772 | #define MXC_F_IOMAN_SPIS_ACK_CORE_IO_ACK_POS 4 |
| Pawel Zarembski |
0:01f31e923fe2 | 773 | #define MXC_F_IOMAN_SPIS_ACK_CORE_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIS_ACK_CORE_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 774 | #define MXC_F_IOMAN_SPIS_ACK_QUAD_IO_ACK_POS 8 |
| Pawel Zarembski |
0:01f31e923fe2 | 775 | #define MXC_F_IOMAN_SPIS_ACK_QUAD_IO_ACK ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIS_ACK_QUAD_IO_ACK_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 776 | #define MXC_F_IOMAN_SPIS_ACK_FAST_MODE_POS 12 |
| Pawel Zarembski |
0:01f31e923fe2 | 777 | #define MXC_F_IOMAN_SPIS_ACK_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPIS_ACK_FAST_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 778 | |
| Pawel Zarembski |
0:01f31e923fe2 | 779 | #define MXC_F_IOMAN_PAD_MODE_SLOW_MODE_POS 0 |
| Pawel Zarembski |
0:01f31e923fe2 | 780 | #define MXC_F_IOMAN_PAD_MODE_SLOW_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_PAD_MODE_SLOW_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 781 | #define MXC_F_IOMAN_PAD_MODE_ALT_RCVR_MODE_POS 1 |
| Pawel Zarembski |
0:01f31e923fe2 | 782 | #define MXC_F_IOMAN_PAD_MODE_ALT_RCVR_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_PAD_MODE_ALT_RCVR_MODE_POS)) |
| Pawel Zarembski |
0:01f31e923fe2 | 783 | |
| Pawel Zarembski |
0:01f31e923fe2 | 784 | #define MXC_V_IOMAN_MAP_A ((uint32_t)0x00000000UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 785 | #define MXC_V_IOMAN_MAP_B ((uint32_t)0x00000001UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 786 | #define MXC_V_IOMAN_MAP_C ((uint32_t)0x00000002UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 787 | #define MXC_V_IOMAN_MAP_D ((uint32_t)0x00000003UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 788 | #define MXC_V_IOMAN_MAP_E ((uint32_t)0x00000004UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 789 | #define MXC_V_IOMAN_MAP_F ((uint32_t)0x00000005UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 790 | #define MXC_V_IOMAN_MAP_G ((uint32_t)0x00000006UL) |
| Pawel Zarembski |
0:01f31e923fe2 | 791 | |
| Pawel Zarembski |
0:01f31e923fe2 | 792 | #ifdef __cplusplus |
| Pawel Zarembski |
0:01f31e923fe2 | 793 | } |
| Pawel Zarembski |
0:01f31e923fe2 | 794 | #endif |
| Pawel Zarembski |
0:01f31e923fe2 | 795 | |
| Pawel Zarembski |
0:01f31e923fe2 | 796 | #endif /* _MXC_IOMAN_REGS_H_ */ |